[45] May 10, 1983

[54]	COMPUTER WITH A MEMORY SYSTEM FOR REMAPPING A MEMORY HAVING
	TWO MEMORY OUTPUT BUSES FOR HIGH
	RESOLUTION DISPLAY WITH SCROLLING OF THE DISPLAYED CHARACTERS

[75] Inventor: Wendell B. Sander, San Jose, Calif.

[73] Assignee: Apple Computer, Inc., Cupertino,

Calif.

[21] Appl. No.: 150,630

[22] Filed: May 16, 1980

[51] Int. Cl.³ G06F 13/06; G06F 3/14

[58] **Field of Search** ... 364/200 MS File, 900 MS File; 340/726, 798, 799; 358/17

[56] References Cited

U.S. PATENT DOCUMENTS

3,821,730	6/1974	Carey et al 340	/799 X
3,893,075	7/1975	Orban et al 340	/799 X
3,903,510	9/1975	Zobel 340	/726 X
3,980,992	9/1976	Levy et al 3	64/200
4,136,359	1/1979	Wozniak	358/17
4,150,364	4/1979	Baltzer 364	/900 X

FOREIGN PATENT DOCUMENTS

1351590 5/1974 United Kingdom .

1482819 8/1977 United Kingdom.

1496563 12/1977 United Kingdom.


1524873 9/1978 United Kingdom .


Primary Examiner—Raulfe B. Zache
Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor &
Zafman


[57] ABSTRACT


A microcomputer system with video display capability, particularly suited for small business applications and home use is described. The CPU performance is enhanced by permitting zero page data to be stored throughout the memory. The circuitry permitting this capability also provides a pointer for improved direct memory access. Through unique circuitry resembling "bank switching" improved memory mapping is obtained. Four-bit digital signals are converted to an AC chroma signal and a separate luminance signal for display modes. Display modes include high resolution modes, one of which displays 80 characters per line.

22 Claims, 9 Drawing Figures









F19.3








Fig. 4











COMPUTER WITH A MEMORY SYSTEM FOR REMAPPING A MEMORY HAVING TWO MEMORY OUTPUT BUSES FOR HIGH RESOLUTION DISPLAY WITH SCROLLING OF THE DISPLAYED CHARACTERS

BACKGROUND OF THE INVENTION

The invention relates to the field of digital computers, particularly microcomputers, having video display ca- 10 pabilities.

Prior Art

In the last few years, there has been rapid growth in the use of digital computers in homes by hobbyists, for 15 small business and for routine engineering and scientific application. For the most part, these needs have been met with self-contained, relatively inexpensive microcomputers or microprocessors with essential peripherals, including disc drives and with relatively easy to 20 manage computer programs. The design for computers for these needs requires considerable ingenuity since each computer must meet a wide range of applications and because this market is particularly cost conscious.

A home or small business computer must, for exam- 25 ple, operate with a number of different program languages, including those requiring relatively large memories, such as Pascal. The computer should interface with a standard raster scanned display and provide a wide range of display capabilities, such as high density 30 alpha-numeric character displays needed for word processing in addition to high resolution graphics displays.

To meet these specialize computer needs, generally requires that a relatively inexpensive microprocessor be used and that the capability of the processor be en- 35 hanced through circuit techniques. This reduces the overall cost of the computer by reducing, for example, power needs, bus structures, etc. Another important consideration is that the new computers be capable of using programs developed for earlier models.

As will be seen, the presently described microcomputer is ideally suited for home and small business applications. It provides a wide range of capabilities including advanced display capabilities not found in comparable prior art computers.

The closest prior art computer known to applicant is commercially available under the trademark, Apple-II. Portions of that computer are described in U.S. Pat. No. 4,136,359.

SUMMARY OF THE INVENTION

A digital computer which includes a central processing unit (CPU) and a random-access memory (RAM) with interconnecting address bus and data bus is described. One aspect of the present invention involves 55 the increased capability of the CPU by allowing base page or zero page data to be stored throughout the memory. Alternate stack locations and an improved direct memory access capability are also provided by the same circuitry. Detection means are used for detect- 60 convert the digital signals to analog video signals. ing a predetermined address range such as the zero page. This detection means causes a special register (Z-register) to be coupled into the address bus. The contents of this Z-register provide, for example, a pointer during direct memory access, or alternate stack 65 locations for storing data normally stored on page one.

The memory of the invented computer is organized in an unusual manner to provide compatibility with the

8-bit data bus and yet provide high data rates (16bits/MHz) needed for high resolution displays. A first plurality of memory devices are connected to a first memory output bus; these memory devices are also connected to the data bus. The memory includes a second plurality of memory devices which are also connected to the data bus; however, the outputs of these second devices are coupled to a second output memory bus. First switching means permit the first and second memory buses to be connected to the display for high data rate transfers. Second switching means permit either one of the memory buses to be connected to the data bus during non-display modes.

The addressing capability of the memory is greatly enhanced not only through bank switching, but through a novel remapping which does not require the CPU control associated with bank switching. In effect, the "unused" bits from one of the first and second memory buses are used for remapping purposes. This mode of operation is particularly useful for providing toggling between two separate portions of the memory.

The display subsystem of the described computer generates video color signal in a unique manner. A 4-bit color code as used in the prior art, is also used with the described display subsystem. However, this code is used to generate an AC chrominance signal and a separate DC luminance signal. This provides enhanced color capability over similar prior art color displays.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram showing the major components and subsystems of the invented and described microcomputer system.

FIGS. 2 and 3 together show the central processing unit (CPU) and the architecture associated with this CPU, particularly the address bus and data bus.

FIG. 2 is a circuit diagram primarily showing the address bus and the logic means associated with this bus. 40

FIG. 3 is a circuit diagram primarily showing the data bus and its interconnection with the memory buses (A bus and B bus), bootstrap read-only memory, and input/output ports.

FIGS. 4, 5 and 6 show the memory subsystem.

FIG. 4 is a circuit diagram primarily showing the circuitry for selecting between address signals from the address bus and display counter signals.

FIG. 5 is a circuit diagram primarily showing the 50 generation of various "select" signals for the memory devices.

FIG. 6 is a circuit diagram showing the organization of the random-across memory and its interconnection with the data bus and memory output buses.

FIGS. 7 and 8 illustrate the display subsystem of the invented computer.

FIG. 7 is a circuit diagram showing the circuitry for generating the digital signals used for the video display.

FIG. 8 is a circuit diagram of the circuitry used to

FIG. 9 is a graph of several waveforms used to describe a prior art circuit and the circuit of FIG. 8.

DETAILED DESCRIPTION OF THE INVENTION

A microcomputer system capable of driving a raster scanned video display is disclosed. In the following description, numerous specific details such as specific

part numbers, clock rates, etc, are set forth to provide a thorough understanding of the present invention. However, it will be obvious to one skilled in the art that the inventive concepts described in this patent may be practiced without these specific details. In other instances, 5 well-known circuits have been shown in block diagram form in order not to obscure the present invention in unnecessary detail.

Referring first to FIG. 1, in general the described computer includes a central processing unit (CPU) 65, 10 its associated data bus 42, address bus 46, a memory subsystem and a display subsystem 58.

The address bus 46 from the CPU is coupled to the memory subsystem to permit the selection of locations in memory. Some of the address signals pass through a 15 multiplexer 47. For some modes of operation, signals from a register 52 are coupled through the multiplexer 47 onto the bus 46. The register 52 is identified as the Z-register and is coupled to the multiplexer 47 by the Z bus. The general description of the multiplexer 47 and 20 its control by the logic circuit 41 are described in detail in conjunction with FIG. 2. In general, the circuitry shown to the left of the dotted line 53 is included in FIG. 2 while the CPU 65, memory 50, data bus 42 and multiplexer 43 are shown in detail in FIG. 3.

The address bus N1 is coupled to the read-only memory 50. The output of this memory is coupled to the computer's data bus 42. The read-only memory (ROM) 50, as will be described, stores test routines, and other data of a general bootstrap nature for system initializa- 30 tion.

The data bus 42 couples data to the random-access memory (RAM) 60 and to and from I/O ports. This bus also couples data to the Z-register 52 and other commonly used registers not illustrated. The data bus 42 35 receives data from the RAM 60 through the A bus and B bus which are selected by multiplexer 43. The peripheral Bus N2 is used, as is better illustrated in FIG. 3, for coupling to peripherals.

The memory subsystem is shown in detail in FIGS. 4, 40 5 and 6. The address control means which receives addresses on bus 46, makes the final selection of memory locations within the RAM 60. Bank switching, addressing for display purposes, scrolling and other memory mapping is controlled by the address control 45 means 59 as will be described in greater detail in conjunction with FIGS. 4 and 5. The PAM 60 is shown in detail in FIG. 6. The counter 58 which is sychronized with the horizontal and vertical display signals, provides signals both to the address control means 59 and 50 to the display subsystem 48.

The display subsystem receives data from the RAM 60 on the A bus and B bus and converts these digital signals to video signals which control a standard raster scanned display. A standard NTSC color signal is generated on line 197 and a black and white video signal on line 198. The same signals used to generate these video signals can be used to generate separate red, green, blue (RGB) video signals. The display subsystem 48 receives numerous timing signals including the standard color 60 reference signal shown as 3.5 MHz (C3.5M). This subsystem is described in detail in FIGS. 7 and 8.

COMPUTER ARCHITECTURE

In the presently preferred embodiment, the CPU 65 65 (microprocessor) employed with the described computer is a commercially available component, the 6502A. This 8-bit processor (8-bit data bus) which has a

16-bit address bus is shown in FIG. 3 with its interconnections to the remainder of the computer. The pin number for each interconnection is shown adjacent to the corresponding line. In many cases, the nomenclature associated with the 6502A (CPU 65) is used in this application. For example, pin 6 receives the nonmaskable interrupt signal (NMI), and pin 4 is coupled to receive the interrupt request signal (IRQ). Some of the signals employed with the CPU 65, which are wellknown in the art, and which are not necessary for the understanding of the present invention are not described in detail in this application, such as the various synchronization signals and clocking signals. The address signals from the CPU 65 are identified as A₀-A₇ and A₈-A₁₅. The data signals associated with the CPU 65 are shown as D_0 - D_7 . As will be apparent to one skilled in the art, the inventive concepts described in this application may be employed with other microprocessors.

Referring now to FIGS. 2 and 3, the general architecture, particularly the architecture associated with the CPU 65 can best be seen. The address signals A₀-A₇ are coupled to a buffer 103 by the bus shown primarily in FIG. 2. These address signals are also coupled to the ROM 50. The signals A_0 - A_7 after passing through the buffer 103 are coupled to the memory subsystem. The address signals A₈-A₁₅ (higher order address bits) are coupled through lines shown in FIG. 2 to the multiplexers 47a and 47b. The contents of the Z-register 52 of FIG. 1 is also connected to the multiplexers 47a and 47b through the Z-bus (Z_1-Z_7) . The multiplexers 47a and 47b allow the selection of either the signals A₈-A₁₅ from the CPU 65 or the contents of the Z-register (Z_1-Z_7) for addressing the RAM 60. The output of these multiplexers are shown as A₈-A₁₅; this designation is used even when the Z-bus is selected. Note in the case of the Z_0 signal, this signal is coupled to the multiplexer 47a through the exclusive OR gate 90 for reasons which are explained later. The address signals A_8 - A_{11} are also coupled to the ROM 50, thus the signals A₀-A₁₁ are used for addressing the ROM 50. The signals A₈-A₁₅ are connected to the logic circuit shown in the lower left-hand corner of FIG. 2; this logic circuit corresponds to the logic circuit 41 of FIG. 1.

The input and output data signals from the CPu 65 are coupled by a bidirectional bus to the bidirectional buffer 99 (FIG. 3). This buffer is selectively disabled by gate 100 to allow the output of ROM 50 to be communicated to CPU 65 and during other times not pertinent to the present discussion. The direction of flow through the buffer 99 is controlled by a read/write signal coupled to the buffer through inverter 101. Data from the CPU 65 is coupled through the buffer 99 and bus 42 to the RAM 60 or to I/O ports. Data from the RAM 60 is communicated to CPU 65 or bus N2 from the A bus and B bus through the buffer 99. The 4 lines of the A bus and 4 lines of the B bus are coupled to the multiplexer 43a. Similarly, the other 4 lines of the A and B buses are coupled to the multiplexer 43b. Multiplexers 43a and 43b select the 8 lines of the A bus or B bus and communicate the data through to buffer 99 and bus 42. These multiplexers are selectively disabled (for example, during writing) by gate 102. As will be described later, the 16 lines of the A bus and B bus permits the reading of 16-bits from the RAM at one time. This provides a data rate of 16-bits/MHz which is necessary, for example, for an 80 character per line display. The data is loaded into the RAM 60, 8-bits at a time.

The ROM 50, as mentioned, stores test programs, data needed to initialize various registers, character generation data (for RAM 162 of FIG. 7) and other related data. Specific programs employed in the presently preferred embodiment of the computer are set 5 forth in Table 1. The ROM 50 is selected by control signals coupled to its pins 18 and 20, identified as signals ROM SEL and TROM SEL. Any one of a plurality of commercially available read-only memories may be used for the ROM 50. In the presently preferred embodiment, commercially available Part No. SY2333 is used.

Referring now to this logic circuit (lower left-hand corner of FIG. 2), the NAND gate 81 receives the address signal A₈ and also the alternate stack signal identified as ALT STK. The output of this gate provides one input to the AND gate 87. The A₈ signal is also coupled through the inverter 82 to one input terminal of the NAND gates 85 and 86. The address signals A₉ and A₁₀ are coupled to the input terminals of the NOR gate 83. The output of this gate is coupled to one input terminal of the NAND gates 85 and 86 and the AND gate 87. The address signals A_{11-A15} are coupled to the input terminals of the NOR gate 84. The signal A₁₁ is also coupled to an input terminal of the NAND gate 85.

The outputs of the AND gates 87 and 88 (through NOR gate 89), controls the multiplexers 47a and 47b. When the output of gate 89 is low the Z-bus is selected, otherwise the address signals from the CPU 65 are selected.

The logic circuit above-described, along with the Z-bus and Z-register provide enhanced performance for the computer. First, this circuit permits the zero page or base page data to be stored throughout the RAM 60 rather than just on zero page. Secondly, this circuit enables addressing of alternate stack locations (other than page one). Lastly, this circuit through the Z-register provides a RAM pointer for direct memory access 40 (DMA).

Assume for purposes of discussion that the CPU 65 is addressing the zero page of memory. That is, the higher order address bits A_8 - A_{15} are all zeros. The zeros for A_9 - A_{15} are detected by the gates 83 and 84. If all the $_{45}$ inputs to these gates are zeros, the outputs of these gates are high which condition is communicated to the gate 87. A₈ which is also low, insures that the output of gate 81 will be high. Thus, all the inputs to gate 87 are high, causing the signal at the output of the gate 89 to drop. 50 When this occurs, the Z-bus is selected. Instead of all the binary zeros from the CPU being coupled to the main memory (RAM 60), the contents of the Z-register form part of the address for the memory. Therefore, even though the CPU 65 has selected the zero page, 55 nonethelessdata may be written into or from any location of RAM 60 (including the zero page). This enhances the performance of the CPU, since for example, the time consumed in shifting data to and from a single zero page is minimized.

Normally, the CPU 65 selects page one for stack locations. This occurs when A_8 is high and A_9 - A_{15} are low. Assume first that the alternate stack locations have not been selected. Both inputs to gate 81 are high and its output is low. The low input to the gate 87 prevents the 65 selection of the Z-bus. Thus, for these conditions the address signals A_0 - A_7 select stack locations on page one.

Next assume that page one has been selected by the CPU and that the ALT STK signal is low, indicating the alternate stack locations are to be selected. (A flag is set by the CPU to change the ALT STK signal). Since the ALT STK signal is low and A8 is high, a high output occurs from the gate 81. All the inputs to gates 83 and 84 are low, therefore, high outputs occur from both these gates. The conditions of gate 87 are met, causing a high output from this gate and lowering the output from the gate 89. The Z-bus is thus selected by the multiplexers 47a and 47b. This allows the contents of the Z-register to be used as alternate locations. Nonzero page locations are assured by inverting A₈. The exclusive OR gate 90 acts as a selective inverter. If A₈ is high and Z₀ is low, then A₈ at the output of the multiplexer 47a will be low. Note that during zero page selection when A₈ is low, the Z₀ signal is directly communicated through gate 90 to the output of multiplexer **4**7a.

Thus, the logic circuits along with the ALT STK signal allows alternate stack locations to be selected through the Z-bus. This further enhances the performance of the CPU which would otherwise be limited to page one for stack locations.

The logic circuit of FIG. 2 is also used along with the Z-register to provide a pointer during direct memory access (DMA). Assume that direct access to the computer's memory is required by a peripheral apparatus. To initiate the DMA mode the CPU provides an address between F800 and R8FF. Through a logic circuit not illustrated in FIGS. 2 and 3, the ROM SEL signal is brought low for addresses between F000 and FFFF. This signal is communicated to gate 93 and causes the output of gate 92 to rise (DMA 1 is high at this time). This rise in potential is communicated to one input of the gate 85. Additionally, gate 85 senses that the address bits A₈, A₉ and A₁₀ are low. This information is coupled to gate 85 through the inverter 82 and the NOR gate 83 as high signals. Also the fact that A_{11} is high is directly communicated to gate 85. Thus, with the address between F800 and F8FF the DMA OK signal drops in potential. This is sensed by the peripheral apparatus which in turn causes the DMA 1 signal to drop and provides a ready signal to the CPU 65. With the completion of this handshake, data may begin to be transferred to the RAM.

The DMA 1 signal through gate 93 and inverter 93 forces the TROM SEL signal low. This signal in addition to being communicated to the ROM 50, is coupled to the buffer 99 through gate 100, disabling this buffer (during the reading of ROM 50). Also, the ready signal causes the CPU to come to a hard stop. Importantly, the DMA 1 signal, after passing through the inverter 94 and the gates 88 and 89, assures the selection of the Z-register. The contents of the Z-register are fixed and provide a pointer to a page in the RAM.

Under the above conditions, the CPU increments the lower 8-bits of the address signal. The ROM 50 furnishes the instructions for incrementing the address, specifically SBC #1 and BEQ. The peripheral apparatus provides the data or receives the data in synchronization with the CPU operation. The peripheral also furnishes a read/write signal to indicate which operation is to occur. Data is then written into RAM via bus N2 and bus 42, or read from RAM via the A and B buses and bus N2.

Importantly, with the above DMA arrangement, addresses from the peripheral apparatus are not neces-

sary and the Z-register is used to provide a pointer to a page in RAM 60.

MEMORY SUBSYSTEM

The memory sybsystem shown in FIG. 1 as the ad- 5 dress control means 59 and RAM 60 is illustrated in detail in FIGS. 4, 5 and 6 as mentioned. In FIGS. 4 and 5, the memory control means is shown, while in FIG. 6 the memory devices and their organization are illustrated. The address control means of FIGS. 4 and 5 10 row 111 receives CAS 5, 7 and RAS 4, 5; similarly, row receives the address signals from the CPU 65 (A_0 - A_{15}), the count in the vertical and horizontal counters (counter 58 of FIG. 1) which are used during display modes, control signals from the CPU and other signals. In genreal, this control means develops the address 15 signals which are coupled to the RAM of FIG. 6 including the column address and row address signals, commonly referred to as CAS and RAS. Other related functions are also shown in FIGS. 4 and 5, such as the circuitry which provides display scrolling, indirect RAM 20 addressing and memory mapping.

The CPU of FIG. 3 provides a 16-bit address for addressing the memory. Under ordinary circumstances this address limits the memory capacity to 64K bytes. This size memory is insufficient in many applications, as 25 for example, to effectively use the Pascal program language. As will be described in greater detail, the address control means of FIGS. 4 and 5 enable the use of a memory having a 96K byte or 128K byte capacity. One well-known technique which is used with the present 30 invention for increasing this capacity is bank switching; this switching occurs under the contol of the CPU. In addition, the address control means uses a unique indirect addressing mode which provides the benefits of bank switching, however, this mode does not require 35 CPU control. This greately enhances CPU operation with the larger memory (as will be described) when compared to the CPU controlled bank switching.

Referring first to FIG. 6, the RAM configuration is illustrated for a capacity of 96K bytes. The memory is 40 organized into six rows, each of which includes eight 16K memory devices such as rows 111 and 112. In the presently preferred embodiment, Part No. 4116 MOS dynamic RAMs are used. (The pin designations and signal designations refer to this memory device.) Obvi- 45 ously, other memory devices may be employed.

Input data to these memory devices 106 is provided from the bus 42. Each line in the bus 42 is connected to the data input terminal of one device 106 in each row. The interconnection of this bus with each of the mem- 50 ory devices is not shown in FIG. 6 in order to overcomplicate this drawing. By way of example, however, line 107 connects the data bit D7 to the data input terminal of one of the memory devices in each of the six rows.

Three rows of devices 106 have their output termi- 55 nals coupled to the A bus, and three rows are similarly coupled to the B bus. By way of example, line 108 connects three output terminals of devices 106 to the DB7 line of the B bus while line 109 connects three output terminals of the devices 106 to the DA7 line of the A 60 FIG. 1 are designated as either vertical (V) or horizonbus.

The described memory devices 106 are each organized as a 16KX1 memory. Thus, each device receives a 14-bit address which is time multiplexed into two, 7-bit addresses. This multiplexing occurs under the 65 control of the CAS and RAS signals as is well-known. The lines coupling the address signals to each of the devices in FIG. 6 are not illustrated. However, in the

lower right-hand corner of FIG. 6, the various signals applied to each device (including the address signals), along with the corresponding pin numbers are shown. Other circuitry not illustrated is the refresh control circuitry which operates in a well-known manner in conjunction with the CAS, RAS and address signals to refresh the dynamic devices.

Each row of memory devices 106 receives a unique combination of CAS and RAS signals. For example, 112 receives CAS 0 and RAS 0, 3. The generation of these CAS and RAS signals is described in conjunction with FIG. 5. These signals (along with the 14-bit address signals) permit the selection of a single 8-bit location in the 96K byte memory (for writing) and also the selection (for reading) of 16-bit locations.

The memory of FIG. 6 may be expanded to a 128K byte memory by using 32K memory devices, such as Part No. 4132. In this case, four rows of eight, 32K memory devices are used with each row receiving two CAS and RAS signals.

Before reviewing FIG. 4, a general understanding of the organization of the display is helpful. The display, during certain modes, is organized into 80 horizontal segments and 24 vertical segments for a total of 1920 blocks. 11-bits of the counter 58 of FIG. 1 are used as part of the address signals for the memory to access data for displaying during these modes. These counter signals are shown in FIG. 4 as H₀-H₅ and V₀-V₄. During other display modes each horizontal segment is further divided into 8 segments (e.g. for displaying 80 alpha numeric characters per line). This requires 3 additional vertical timing signals shown as V_A , V_B and V_C in FIGS. 4 and $\tilde{7}$.

Often in the prior art, two separate counters are used to supply the timing/address signals for accessing a memory when the data in the memory is displayed. The count in one counter represents the horizontal lines of the screen (vertical count) and the other the position along each line, (horizontal or dot count). In many prior art displays the most significant bit of the dot counter is used to increment the line counter. Data in memory intended for display is mapped with a one-to-one correlation to the counts in these counters. In another prior art system (implemented in the Apple-II computer sold by Apple Computer, Inc.) this one-to-one correlation is not used. Rather, to conserve on circuitry, a single counter is employed and a more dispersed mapping is used in the memory. (Note that where a maximum horizontal count of 80 is used, this number cannot be represented by all ones in a digital counter and thus the vertical counter cannot easily be incremented by the most significant bit in the horizontal counter.) Since this more dispersed mapping technique is part of the prior art and not critical to an understanding of the present invention, it shall not be described in detail. However, the manner in which it is implemented shall be discussed in conjunction with the adder 114 of FIG. 4. For purposes of discussion, the signals from the counter 58 of tal (H).

Referring now to FIG. 4, the selection of either the counter signals on the address signals from the CPU is made by the multiplexers 116, 117, 118 and 119. Each of these commercially available multiplexers (Part No. 153) couples one of four input lines to an output line. There are eight inputs to multiplexers 116, 117 and 118 and the outputs of these multiplexers provide the address signals for the memories (AR0 through AR5). The multiplexer 119 has four inputs on its pins 3, 4, 5, 6 and provides a single output on pin 7, the AR6 address signal. (The signals supplied to pins 11, 12 and 13 of multiplexer 119 are for clamping purposes only.)

The AX signal is applied to the pin 14 of each of the multiplexers. The signal on this line and the signal applied to pin 2, determines which of the four inputs is coupled to each of the outputs of the multiplexers. The AX signal is a RAM timing signal for clocking the first 10 7 bits and second 7 bits of the multiplexed 14-bit address applied to each of the memory devices 106. The other control signal to the multiplexers is developed through the AND gate 123. The inputs to this gate are the display signal (DSPLY) which indicates that the computer 15 is in a display mode and a clocking signal, specifically a 1MHz timing signal (C1M). The output of the AND gate 123 determines whether the address signals from the CPU or the signals associated with the counter 58 of FIG. 1 are selected.

Assume for purposes of discussion that the display has not been selected, and thus, the output of gate 123 is low. The AX signal then selects for pin 7 of multiplexer 116 first the address signal A_0 and then A_6 . Likewise, each of the multiplexers selects an address signal (ex- 25 cept for those associated with exclusive OR gates 124 and 125 which shall be discussed). If the display signal is high and an output is present from the gate 123, then, by way of example, the \overline{AX} signal first causes the H₁ signal and then the V_1 signal to be connected to the 30 frame. This would be very time consuming and imprac-AR1 address line. Similarly, signals corresponding to the vertical and horizontal count are coupled to the other address lines during display modes.

The adder 114 is an ordinary digital adder for adding two 4-bit digital nibbles and for providing a digital sum 35 signal. A commercially available adder (Part No. 283) is employed. The carry-in terminal (pin 7) is grounded and no carry-outs occur since one of the inputs (pin 12) is grounded. The adder sums the digital signal corresponding to H₃, H₄ and H₅ with the digital signal corre- 40 ever, it is incremented for each new frame. sponding to V₃, V₄, V₃, V₄. The resultant sum signal is coupled to the multiplexers 116, 117 and 118 as illustrated. the summing of these horizontal and vertical counter signals is used to provide the more dispersed mapping as previously discussed.

The adder 121 is identical to adder 114 and is coupled to sum the three least significant vertical counter bits from the counter 58 (FIG. 2) with the signals VA1, VB1 and VC1. The sum is selected by the multiplexer 120 during the high resolution display modes and also dur- 50 ing scrolling as will be described. These sum signals are coupled to the multiplexers 117, 118 and 119. During the low resolution display modes, the multiplexer 120 couples ground signals or the page 2 signal (PG2) to the multiplexers 117, 118 and 119. (The PG2 signal is used 55 for special mapping purposes, not pertinent to the present invention.) During the high resolution modes when the display is not being scrolled, the VA1, VB2 and VB3 signals are at ground potential and thus no summing occurs within adder 121 and the VA, VB and VC 60 signals are coupled directly to the multiplexers 117, 118 and 119.

The address signals A_{10} , A_{11} , and A_{13} from the CPU are coupled to the multiplexers 117, 118 and 119, respectively, through exclusive OR gates 124, 125, and 65 126, respectively. The other input terminals to gates 124 and 125 receive the C₃ signal, while the other input terminal of the gate 126 receives the C₁ signal. (The

development of the C1 and C3 signals is illustrated in FIG. 5.) The gates 124, 125 and 126 provide mapping compensation within the memory. As the computer and memory are presently implemented, the sequence in which the various portions of the display are generated is not the same as the sequence in which the data is removed from memory for display. These gates provide compensating addresses and, in effect, cause a remapping so that the proper sequence is maintained when data is read from the memory for the display. These gates are shown to provide a complete disclosure of the presently preferred embodiment, however, they are not critical to the present invention.

In operation, the circuitry of FIG. 4, as mentioned, selects the address signals which are applied to each of the memory devices, either from the CPU or counter if the display mode is selected. It should be noted that not all of the address bits from the CPU are coupled to the multiplexers 116 through 119. Some of these address bits, as will be described in conjunction with FIG. 5, are used to develop the various CAS and RAS signals and thus select different rows within the memory of FIG. 6.

The scrolling operation which is used is somewhat unusual in that each line of the display is separately moved up (line-by-line) with one line of data in memory being moved for each frame. This technique provides a uniform, esthetically pleasing, scroll. Scrolling the screen one line per frame can be achieved by moving all the data in the memory into a new position for each tical. With the described technique, only one-eighth of the data in the memory is moved for each new frame.

Referring to the adder 121, as mentioned, the signals V_A , V_B V_C are the three least significant vertical counter bits from the counter 58. These bits or counts, by way of example, represent the 8 horizontal lines of each character. In adder 12, a 3-bit digital signal, VA1, VB1 and VC1, is added to the count from counter 58. This 3-bit signal is constant during each frame, how-

During a first frame, 000 is added to the vertical count. During a second frame, 001 is added; and during a third frame, 010 is added, and so on. By adding this digital signal to the count from counter 58, the addresses to the memory are changed in the vertical sense. During the first frame when 000 is added, the display remains unaffected. During the next frame, when 001 is added to the vertical count, instead of first displaying the first line of a character, the second line of each character is displayed at the top of each character space and each subsequent line of the character is likewise moved up one line. If data in memory is not moved, the first line of the character would appear at the bottom of each character. Note when 001 is added to 111 from the counter, 000 results. Thus, the first line of characters would be addressed when the beam is scanning the eighth line of characters. To prevent this, the data corresponding to the first line of each character is moved in memory for this frame. The first line of one character is moved up and becomes the bottom line of the character directly above it. When 010 is added, the process is again repeated. For example, the third line of each character is first displayed in each character space and the second line of each character is moved up to become the bottom line of the character directly above it. This process is repeated to scroll the data. The movement of data in memory is controlled by the CPU in a wellknown manner.

(1)

(2)

Thus, through use of adder 121, an even, continuous scroll is obtained without moving all the data in memory for each frame. Rather, only 18th of the data is moved for each frame.

11

Referring now to FIG. 5, the circuitry used to extend 5 the addressing from the CPU is illustrated. In general, the CAS signals are generated by the ROMs 127 and 128. The RAS signals are generated by the ROM 132. The multiplexer 130 allows the selection of either the bank switching signals, or the unique indirect address- 10 ing mode when "bank switching" occurs without direct commands from the CPU.

The CAS ROM 127 receives as an address the following signals: PRAS, ϕ 3, PRAS 1,2 \overline{AY} , DHIRES, R/\overline{W} , A_{11} , A_{13} , A_{14} , and A_{15} . As the PRAS ϕ , 3 and PRAS 1, 2 represent the RAS signals being used. These signals are high when the respective RAS signal is active.

As previously mentioned, the AY signal is high for display modes and the DHIRES signal is high for high resolution display modes. The CAS ROM 128 receives as address signals the ABK1, ABK2, and ABK3 signals and also DHIRES, \overline{AY} , IND, A_{11} , A_{13} , A_{14} , and A_{15} .

The ROMS 127 and 128 are programmed to implement the following equations.

 $5.\overline{A14}.A13 + A15.A14.A13.\overline{A11}))$

PCAS2 = (DHIRES-AY + AY-(ABKI-ABK2-ABK- $\overline{3}\cdot\overline{\text{IND}} + \text{ABK1}\cdot\text{ABK2}\cdot\text{ABK3}\cdot(\overline{\text{A15}}\cdot\text{A14}$ $)+AY\cdot IND\cdot \overline{ABK1}\cdot \overline{ABK2}\cdot \overline{ABK3}\cdot \overline{A15}\cdot (A14\cdot A13-$ +A14·A13))

PCAS3=PRASO, 3· $\overline{\text{DHIRES}}\cdot\overline{\text{AY}}+\text{AY}\cdot(\overline{\text{A15}}\cdot\overline{\text{A14}}\cdot\overline{\text{A13}}\cdot\text{A11}+\text{A1-}$ $5 \cdot A14 \cdot \overline{A13} \cdot \overline{A11} + A15 \cdot A14 \cdot \overline{A13})))$

 $\overline{PCAS4,6} = (AY \cdot \overline{IND} \cdot \overline{ABK3} \cdot \overline{A15} \cdot (ABK1 \cdot \overline{ABK} - \overline{ABK})$ 2+ABK1) ABK2) $\cdot (\overline{A14} \cdot A13 + A14 \cdot \overline{A13}) + AY \cdot IND \cdot \overline{ABK3} \cdot (\overline{ABK} - \overline{ABK3}) \cdot (\overline{ABK} - \overline{ABK$ $2 \cdot \overline{ABK1} \cdot A15 + \overline{ABK2} \cdot ABK1 + ABK2 \cdot \overline{ABK}$ $\overline{1} \cdot \overline{A15} \cdot \overline{A14} + AY \cdot \overline{IND} \cdot ABK1 \cdot ABK2 \cdot \overline{ABK3} \cdot (\overline{A1-})$ $\overline{5} \cdot \overline{A14} \cdot A13 + A15$ ·A14·A13)+AY·IND·ABK3·ABK2·(A15·ABK- $1+A15\overline{ABK1}$)· $(\overline{A14}\cdot\overline{A13}+A14\cdot\overline{A13})$)

 $7, = (AY \cdot \overline{IND} \cdot \overline{ABK3} \cdot (ABK1 \cdot \overline{ABK2} + \overline{ABK1})$ ABK2)·(AT5-A14-A13+A15-AT4-A13)+AY.I-ND-ĀBK3·(ABK2-ĀBK1-A15+ĀBK2-ABK-1+ABK2-ĀBK1-Ā15)·A14+AY·IND-ĀBK-1-ABK2-ĀBK3·(AT5-A14)+AY·IND-ĀBK-3-ABK2-(A15-ABK1+A15-ABK1)-(A14-A13- $+A14.\overline{A13})$

In effect, these ROMs are programmed to allow selection of predetermined rows in the memory, based on the address signals A₁₀, A₁₃, A₁₄ and A₁₅, (ignoring for a moment the contribution of the \overline{RAS} signals and the ⁵⁵ other signals appearing in the equations).

The outputs of the CAS ROMs 127 and 128 are coupled to the register 131. Register 131 is a commercially available register which permits the enabling of output signals (Part No. 374). During accessing of the memory 60 the various \overline{CAS} signals (\overline{CAS} 0 through \overline{CAS} 7) are coupled to the memory of FIG. 6 to permit selection of the appropriate memory devices. The signal USELB from CAS ROM 127 through register 131 selects either the A bus or B bus. This signal is coupled to the multi- 65 plexers 43a and 43b of FIG. 3.

During normal operation, the multiplexer 130 selects the bank switching signals BCKSW 1 through BCKSW 4. These four signals (or alternatively four signals from the A bus) provide four of the inputs (address signals) to the ROM 132. The other inputs to this ROM are the DHIRES, Z PAGE, PA8, PA15, RFSH (refresh), and AY signals. These address signals select the RAS 0, 3; RAS 1, 2; RAS 4, 5 and RAS 6, 7 signals. The ROM 132 is programmed to implement the following four equa-

12

 $PRAS0,3 = \overline{AY} \cdot (\overline{DHIRES} + RFSH) + (ABK4 \cdot (Z$ Page PA8))+ABK1-ABK2-ABK3)-AY (6)

 $PRAS1,2 = \overline{AY} \cdot (DHIRES + RFSH) + AY \cdot (\overline{ABK} - \overline{ABK} - \overline{AB$ 1-ABK2-ABK3-(ABK4-(ZPAGE-PA8)-PA15- $)+ABK1\cdot ABK2\cdot ABK3)+AY\cdot \overline{ABK3}\cdot (\overline{ABK-1})$ T-ABK2-ABK4-(ZPAGE-PA8)-PA15+ABK-1-ABK2-(ABK4-(ZPAGE-PA8)-PA15)

 $PRAS4.5 = RFSH \cdot \overline{AY} + AY \cdot \overline{ABK2} \cdot \overline{ABK3} \cdot (\overline{ABK} - \overline{ABK3}) \cdot \overline{ABK3} \cdot \overline{A$ 1.ABK4 (ZPAGE PA8) PA15+ABK1 (ABK-4-(ZPAGE-<u>PA8</u>)-<u>PA15</u>) (8)

(7)

 $PRAS6,7 = RFSH \cdot \overline{AY} + AY \cdot \overline{ABK3} \cdot (ABK1 \cdot \overline{ABK} - \overline{ABK}) \cdot \overline{ABK3} \cdot \overline{ABK4} \cdot \overline{ABK4}$ 2.ABK4.(ZPAGE.PA8).PA15+ABK1.ABK-2-(ABK4-(ZPAGE-PA8)-PA15)

25 Thus, the bank switching signals (along with the other input signals to ROM 132) select predetermined rows in memory in conjunction with the CAS signals.

The output signals of the ROM 132 are coupled through the NAND gates 142, 143, 144 and 145 to the memory. The other input terminals of these gates receive the RAS timing signal. In this manner, the output signals of the ROM 132 are clocked through the gates 142 through 145 to provide the RAS signals shown in 35 FIGS. 5 and 6.

An important feature to the presently described computer is provided by the circuitry shown within the dotted line 146. The AND gate 148 receives, at its input terminals, the DA7, A₁₂, and C₃ signals. The NOR gate 40 149 receives the zero page and A₁₅ signal. The output of gate 149 provides one input to the gate 148 and also one input to the AND gate 150. The output of gate 148 provides another input signal to gate 150 and this signal (line 153) is one of the two control signals coupled to 45 the multiplexer 130. The AND gates 150 and 151 also receive a SYNC signal and the ϕ_0 signal. The output of the gates 150 and 151 are coupled to a NOR gate 152 with the output of the gate 152 (line 154) coupled to the other control terminal of the multiplexer 130.

The gates 150, 151 and 152 effectively form a clock for multiplexer/register 130 (multiplexer 130 is a commercial part, Part No. 399, which effectively is a register/multiplexer). This selects the lower four input lines to the multiplexer 130. However, because of the synchronization signal applied to gate 151, the multiplexer 130 selects the bank switching signals each time an OP code is fetched by the CPU.

To understand the operation of the circuit shown within the dotted line 146 it should be recalled that the memory of FIG. 6 provides a 16-bit output. As mentioned, during certain display modes, 16-bits/msec. are needed for display purposes. In nondisplay modes, only 8-bits are required, particularly for interaction with the CPU. When the memory is addressed by the CPU during the indirect addressing modes the data on the A bus is not ordinarily used. However, with the circuitry shown within the dotted line 146, this otherwise "un-

used" data is put to use to provide the equivalent of the bank switching signals through multiplexer 130.

Whenever the CPU selects a predetermined range of addresses, the multiplexer 130 selects the equivalent of the bank switching signals from the A bus provided 5 DA7 is high. (This occurs when addressing as zero page the address space -1800 through 1FFF.) Once the signal on line 153 is high it is latched through gates 150, 151 and 152 causing the multiplexer 130 to select the four bits from the A bus (assuming the timing signals are 10 high). Even if the next reference from the CPU is not to this special address range, the multiplexer 130 nonetheless remains latched with the four bits from the data bus. Once the SYN pulse drops, however, which is an indication that an OP code is being fetched, the signal on 15 line 154 rises in potential, causing the multiplexer to switch back to the bank switching signals.

Effectively, what occurs is that when the CPU selects this special address range, (and provided DA7 is high) the bits DA0 through DA3 which are stored in mem-20 ory, cause a remapping, that is, the address from the CPU accesses a different part of the memory. With the fetching of each OP code, the mapping automatically returns to the bank switching signals. Importantly, the remapping, which occurs is controlled by the bits stored 25 in the RAM (DA ϕ through DA3). Thus, with the remapping information stored in RAM, toggling can occur between different portions of the memory without requiring bank switching signals, or the like from the CPU. This enhances the CPU's performance since 30 CPU time is not used for remapping. Additionally, it provides an easy tool for programming.

For some program languages it is desirable to separate data and the program into separate portions of the memory. For example, the 128K memory can be divided into two 64K memories, one for program and one for data. Switching can occur between these memory portions without the generation of bank switching signals by the CPU with the above described circuit. This arrangement is particularly useful when using the Pas-40 cal program language.

DISPLAY SUBSYSTEM

The display subsystem 48 of FIG. 1 receives data from the A bus and B bus and converts the data into 45 video signals which may be used for displaying alphanumeric characters or other images on a standard raster scanned cathode ray tube display. The display subsystem 48 specifically generates on line 197, a standard NTSC color video signal and a video black and white 50 video signal on line 198 (FIG. 8). This display subsystem, in addition to other inputs, receives a synchronization signal, and several clocking signals. For sake of simplicity, the standard color reference signal of 3.579545 MHz is shown as C3.5M. Twice this frequency and four times this frequency are shown as C7M and C14M, respectively.

Before describing the details of the display subsystem 48, a discussion of a prior art display system will be helpful in understanding the present display subsystem. 60 In U.S. Pat. No. 4,136,359, a video display system is described which is implemented in a commercially available computer, Apple-II, sold by Apple Computer, Inc., of Cupertino, Calif. In this system, 4-bit digital words are shifted in parallel into a shift register. These 65 words are then circulated in the shift register at 14 MHz to define a waveform having components at 3.5 MHz. Referring to FIG. 9, line 206, assume that the digital

word 0001 is placed in the shift register and circulated at a rate of 14 MHz. The resultant signal which has a component of 3.5 MHz is shown on line 206. The phase relationship of this component to the 3.5 MHz reference signal determines the color of the resultant video signal. This relationship is changed by changing the 4-bit word placed in the shift register. As explained in the above-referenced patent, if the signal 1000 is placed in the register and circulated, the resultant phase relationship of the 3.5 MHz component results in the color brown, this signal is shown on line 208. With this prior art technique, the luminance was determined by the DC component of the signals such as shown on lines 206 and 208.

14

The display subsystem 48 of FIG. 1 also uses 4-bit words to generate the various color signals in a manner somewhat similar to the above-described system. Referring to FIG. 8, 4-bit words representative of colors (16 possible colors) are coupled to the bus 180. (The generation of these words shall be described in detail in conjunction with FIG. 7.) Instead of using a shift register which circulates the 4-bit work, the same result is achieved by using a multiplexer 205 which sequentially selects each of the lines of the bus 180. The signals on bus 180 also provide a luminance signal and a black and white video signal with a gray scale.

The 4 lines of the bus 180 are coupled to multiplexer 205; this multiplexer also receives the C7M and the $\overline{C3.5M}$ timing signals. These two timing signals cause each of the four lines to be sequentially selected and coupled to line 191. (Note that the order in which each of the lines of the bus 180 is selected does not change.)

In effect, the multiplexer operates to serialize the parallel signal from bus 180. Assume for sake of explanation that the digital signals on bus 180 are 1000 as indicated in FIG. 8. The signal on line 191 will then be 10001000 The output of the multiplexer 205 coupled to the input of the inverter 204 also receives in a sequential order, the signals from bus 180, however, in a different order. For the example shown, the input to inverter 204 is 00100010 After inversion, this results in the signal 11011101... on line 192. Effectively, the signals on lines 191 and 192 are added by resistors 199 and 200. The resultant waveform is an AC signal (no DC component) shown in FIG. 9 on line 209. Thus, with the described circuit, a chroma signal is generated, having a predetermined phase relationship to the 3.5 MHz color reference signal. This phase relationship which is varied by changing the signals on bus 180 determines the color of the video signal on line 197.

In the prior art display discussed above, the DC component of the color signal determines the luminance. In the present invention, the signals on bus 180 are coupled to the base of transistor 195, consists of an AC signal from resistors 199 and 200, and the luminance level also determined by the signals on bus 180. These inputs to transistor 195, along with the C3.5M signal, generate a NTSC color signal on line 197 of improved quality when compared to the discussed prior art system.

In some cases, the signals on bus 180 are all binary ones or all binary zeros. When this occurs, there is no AC component from resistors 199 and 200 (no color signal) and the resultant signal on line 197 is either "black" or "white."

The lines of bus 180 are also coupled through resistors to the base of a transistor 196. Each of these resistors have a different value to provide a "weighting" to the binary signal.

This weighting is used for non-color displays to provide "gray" shades as opposed to having a display with only black and white. The binary signals on bus 180 drive the transistor 196 to provide a video signal on line 198. RGB is generated with weighted sums of these 5 same five signals.

Referring now to FIG. 7, data from memory is coupled from the A bus and B bus to registers 159 and 158, respectively. These registers are clocked by the 1 MHz clocking signal and its complement, thus permitting the 10 sequential transfer of 8-bit words every 0.5 msec. As will be described, in some display modes the data is transferred at the 2 MHz rate, and in other display modes, at a 1 MHz rate.

The registers 158 and 159 are coupled to an 8 line 15 display bus 160. This display bus transfers data to registers 164 and 173, and also addresses to a memory 162. The registers 164 and 173 and memory 162 are enabled during specific display modes as will be apparent.

The character memory **162**, in the presently preferred 20 embodiment, is a random-access memory which stores patterns representative of alpha-numeric characters. Each time the computer is powered up, the character information is transferred from the ROM 50 into the character memory 162 during an initialization period. 25 During character display modes, the signals from the display bus 160 are addresses, identifying particular alpha-numeric characters stored within the character memory 160. The vertical counter signals V_A , V_B , and V_C (previously discussed in conjunction with adder 121 30 of FIG. 4) identify the particular line in each character which is to be displayed. Thus, the generation of the digital signals representative of each of the characters occurs in an ordinary manner. The 7-bit signal representative of each line of each character (memory output) is 35 coupled to the shift register 167. Through timing signals not shown, either the register 164 or the character memory 162 is selected to allow the shift register 167 to receive either data directly from the A bus or B bus, or alpha-numeric character information from the memory 40 162.

The 7-bits of information from either memory 162 or register 164 are serialized by the shift register 167 either at a 7 MHz rate or 14 MHz rate, depending upon the display mode. The serialized data is coupled by line 185 to the multiplexer 169, pins 1 and 4. The inverse of this data is also coupled to multiplexer 169, pin 3. Line 185 is also coupled as one input to the multiplexer 166 and to the register 170 (input 1).

The output 1 of register 170 (line 186) is coupled to 50 the multiplexer 169, pin 1; to register 170 (input 2); and to multiplexer 166. Output 2 of register 170 (line 187) is coupled to input 3 of register 170 and also to multiplexer 166. Output 3 of register 170 (line 187) provides a third input to the multiplexer 166. Input 4 of the register 170 55 receives the output of the multiplexer 169 (line 189). Output 4 of register 120 (line 190) provides one control signal for the multiplexer 171.

The multiplexer 171 selects either the four lines of bus 183 or the four lines of bus 184. The output of multi-60 plexer 171, bus 180, provides the 4-bit signal discussed in conjunction with FIG. 8. During one of the high resolution display modes (AHIRES), the multiplexer 171 is controlled by a timing signal from the output of the gate 178.

The multiplexer 166 selects either the lines of bus 181 or bus 182. The output of this multiplexer provides the signals for the bus 184. In all but the AHIRES display

mode, multiplexer 166 selects bus 181. Thus, typically, the multiplexer 171 receives the signals from bus 174.

For purposes of description above, and also for purposes of explaining for some of the display modes below a simplifying assumption has been made. The signals coupled to the bus 180 by multiplexer 171, for most modes, are controlled by the serialized signal on line 190. This serialized signal is in sychronization with the C7M or C14M clocking signals. The multiplexer 205 of FIG. 8, which as described above, does the "spinning" for the parallel digital signal on bus 180, operates in sychronization with the multiplexer 171. In the description above, and except when otherwise noted below, it is assumed that, by way of example, if the multiplexer 171 is coupling all binary ones and zeros onto bus 180, the signal on line 191 will be either ones or zeros. Also for this condition the signal on line 192 will be all binary zeros or ones, and thus, no AC signal is generated at the base of transistor 195. However, as actually implemented, there is a "phase" difference between the clocking of the multiplexer 171 when compared to the sampling of the signals from bus 180 by the multiplexer 205. This results in a first constant AC signal on the gate of transistor 195 even when it appears that all binary ones are on bus 180, and a second constant AC signal when all binary zeros are on the bus 180. Thus, in this specification, when it states that "black" or "white" signals are being generated, instead, as currently implemented, two constant colors are generated on a color display. Where a true black and white is desired, color suppression is introduced such as through the color burst signal.

The circuit of FIG. 7, along with the circuit of FIG. 8, provides the capability for several distinct display modes. The first of these modes provides a display consisting of 40 characters (or spaces) per horizontal line. This requires a data rate of 8-bits/MHz or half the data rate the memory is capable of delivering. In this mode, data is loaded from the A bus during every other 0.5 usec period. (B bus is not used during this mode.) This data addresses the character memory 162, and along with the signals V_A , V_B and V_C , provides the appropriate character line (7-bits) to the shift register 167. During this mode, registers 164 and 173 are disabled. The shift register 167 for this mode shifts the data at a data rate of 7 MHz (note CH80 is high, allowing the 7 MHz signal from gate 175 to control the shift register 167). Each 7-bit signal is shifted serially onto line 185 and then to line 189 since multiplexer 169 selects pin 4. The data is shifted through the register 170 onto line 190. The serial binary signal on line 190 causes the selection of buses 183 or 184.

The four lines of bus 183 during this mode are coupled to +V (register 173 is disabled); therefore the selection of bus 184 provides four binary ones. The selection of bus 184 provides four binary zeros through bus 181. Thus, the serial binary signal on line 190 provides either all binary ones or all binary zeros to bus 180. As discussed, the circuit of FIG. 8 will provide a black and white display with 40 characters per line.

If the inverse and flashing timing means 172 is selected, each time the shift register 167 is loaded, multiplexer 169 shifts between pins 3 and 4. This causes the characters to change from white characters on a black background to black characters on a white background, and so on.

During the 80 character per line display mode, the registers 158 and 159 are each loaded during sequential

0.5 µsec periods (this utilizes the 2 MHz cycle rate previously discussed). The shift register 167 shifts the character data from memory 162 at a 14 MHz rate. The serialized data at the 14 MHz rate is shifted through the register 170 and again controls the multiplexer 171 as 5 previously described. (Note that register 170 is always clocked at the 14 MHz rate.) Flashing again can be obtained as previously discussed.

In another alpha-numeric character display mode, the background of each character may be in one color and 10 the character itself (foreground) in another color. This mode provides 40 characters per line. The character identification (address for RAM 162), is furnished on the A bus to register 159 at a frequency of 1 MHz. The color information (background color and foreground 15 color) is furnished on the B bus as two 4-bit words to register 158. In the manner previously described, the address from register 159 selects the appropriate character from memory 162 and provides this information to shift register 167. The color information from the B bus 20 is transferred to register 173. For purposes of explanation, assume that the 4-bits identifying the color red for the background are on bus 184 (from register 173 and multiplexer 166) and that 4-bits representing the color blue for the foreground are on bus 183. (Note that when 25 register 173 is enabled, the signals from the register override the binary ones and zeros which otherwise appear on the lines of bus 174.) The serial binary signal representative of the character itself on line 190, selects either the color blue from bus 183 for the character 30 itself or the color red from bus 184 for the background. The digital signals representative of these colors are transferred to bus 180 and provide the color data to the circuit of FIG. 8. For black and white displays, a "gray" scale is provided through the weighting circuit 35 associated with transistor 196 of FIG. 8. Again, the multiplexer 169 may, through the timing means 172, alternate between the signal of line 185 and its inverse, which will have the effect of interchanging the foreground and background colors.

During the high resolution graphics modes, the character memory 162 is not used, but rather, data from the memory directly provides pattern information for display. This requires more mapping of data from within the main memory since new data is required for each 45 line of the display. (Note that when characters are displayed, the character memory 162 provides the different signals required for the 8 lines of each character row.) During these high resolution modes, the register 164 is enabled and the character memory 162 is dis-50 abled. Thus, the data from the A bus and B bus is shifted into the shift register 167. In these modes, the "HRES" signal to multiplexer 169 causes this multiplexer to select between pins 1 and 2. Pin 2 provides the signal directly from the shift register 167 while the signal on 55 pin 1 is effectively the signal on line 185 delayed by one period of the C14M signal. This delay occurs through the register 170 from input 2 to output 2 since register 170 is clocked at C14M.

During a first graphics mode, data from the display bus 160 is loaded into shift register 167 at the rate of 7-bits/MHz. The data is serialized on line 185 and in the manner previously described for displaying characters, controls the selection of all binary ones and all binary zeros through the multiplexer 171. Note, as mentioned before, in the presently preferred embodiment, unless color suppression is used, this will not result in a black and white display, but rather a two-color display. If a high bit is present on line 140 of the display bus, the inverse and flashing timing means 172 causes the multiplexer 169 to alternate between pins 1 and 2. This switching occurs at a 1 MHz rate and provides a phase shift for every other 7-bits of data coupled to the multiplexer 171 on line 190. This results in an additional color being generated on the display for every other 7-bits of

For the above-described graphics modes when shift register 161 is shifting at a 7 MHz rate, 8-bits may be coupled to the bus 160 during each period. Specifically, as in the case of the differing background and foreground colors for the 40 character per line display mode, two 4-bit color words are shifted into register 173 at a rate of 1 MHz. Then, the multiplexer 171 selects between two predetermined colors on buses 183 and 184. Note these colors can be changed at a 1 MHz rate.

In an additional color mode identified as "AHIRES," multiplexer 171 operates under the control of gates 176, 177 and 178. In effect, multiplexer 171 selects bus 184 and latches the signals on this bus every four cycles of the C14M clock. Data is shifted into the shift register 167 from the A bus and B bus every 0.5 μ sec the register 167 operates under the control of the C14M signal. Each data bit on line 185 is shifted first to line 186, then to line 187 and finally to line 188. These lines are coupled to the multiplexer 171 through multiplexer 166 which selects bus 182 since AHIRES is high. In effect, what occurs is that 4-bit color words are serialized onto line 185 and then brought back into parallel on bus 182. Since multiplexer 171 latches the signals on bus 184 every four cycles of the C14M signal, a new color word is generated at a 3.5 MHz rate on the bus 180. The resultant display is 140 by 192 colored blocks wherein each block can be any one of 16 colors.

In the last display mode, typically used with color suppression, data is shifted into the shift register 167 from the display bus at the rate of 14-bits/MHz. The data is serialized onto line 185 and controls the selection of either all binary ones or all zeros through multiplexer 171. This provides the highest resolution graphics display for the system.

Thus, a microcomputer with video display capability has been described. The computer is fabricated from commercially available parts and provides high utilization of these parts. Numerous existing programs including many of those which operate on the Apple-II computer, may be employed in the above-described computer.

TABLE I

```
F000:
                13 ************
                14 #
                        CRITICAL TIMING
F000:
                15 *
                       REQUIRES PAGE BOUND
F000:
                16 ≉
                       CONSIDERATIONS FOR
                       CODE AND DATA
F000:
                17 *
F000:
                18 *
                         -----CODE-----
F000:
                19 *
                       VIRTUALLY THE ENTIRE
                       'WRITE' ROUTINE
MUST NOT CROSS
                20 *
F000:
                21 *
F000:
F000:
                22 *
                         PAGE BOUNDARIES.
                23 * CRITICAL BRANCHES IN
F000:
F000:
                24 *
                     THE 'WRITE', 'READ',
                      AND 'READ ADR' SUBRS
F000
                25 *
                26 * WHICH MUST NOT CROSS
F000:
                      PAGE BOUNDARIES ARE
F000:
                27
                  -34
                     NOTED IN COMMENTS
F000:
                28 *
                29 *
F000:
                30 ************
F000:
F000:
                31 *
                     EQUATES
F000:
                35 *
                33 *
F000:
                34 NBUF1
                          EQU $200
0200:
                35 NBUF2
                           EQU $302
                                        (ZERO PAGE AT $300)
0302:
F000:
                36 *
                37 HRDERRS EQU
0080:
                                $80
00E0:
                TOMVQ 8E
                           EQU
                39 *
F000:
0081:
                40 IBSLOT
                          EQU
                                $81
                                IBSLOT+1
                41 IBDRVN EQU
0085
                42 IBTRK
                           EQU
                                IBSLOT+2
0083:
                43 IBSECT
                                IBSLOT+3
0084
                          EQU
                44 IDBUFF EQU
                               IBSLOT+4
                                         ; &5
0085:
                45 IBCMD
0087:
                           EQU
                               IBSLOT+6
                46 IBSTAT
                          EQU
                                IBSLOT+7
                47 IBSMOD EQU IBSLOT+8
0089
                48 CSUM
                           EQU IBSMOD
                                         JUSED ALSO FOR ADDRESS HEADER CKSUM
                49 IOBPDN EQU IBSLOT+9
008A:
                50 IMASK
                           EQU
                                IBSLOT+$A
                51 CURTRK EQU IBSLOT+$B
0080
0085
                52 DRVOTRK FOU CURTRK-7
                53 ; SLOT 4, DRIVE 1
54 ; SLOT 4, DRIVE 2
F000
F000:
                55 ; SLOT 5, DRIVE 1
F000:
                56 ; SLOT 5, DRIVE 2
F000:
                57 ; SLOT 6, DRIVE 1
58 ; SLOT 6, DRIVE 2
F000
F000.
                59 RETRYCHT EQU IBSLOT+$12
0093
                60 SEEKCNT EQU IBSLOT+$13
                61 BUF EQU IBSLOT+$1A
62 ENVTEMP EQU IBSLOT+$1E
009B:
009F:
                63 *IBSLOT+$1F NOT USED.
E000:
F000:
                64 *
                66 ************
F000:
F000:
                67 *
                         ----READADR----
F000:
               4 86
F000:
               69 *
               70 **************
F000:
               71 COUNT
                            EQU
                                  IBSLOT+$14 ; 'MUST FIND' COUNT.
0095:
               72 LAST
                                   IBSLOT+$14 ; 'ODD BIT' NIBLS.
0095:
                            EQU
                            EQU
0096:
               73 CKSUM
                                  IBSLOT+$15 ; CHECKSUM BYTE.
0097:
               74 CSSTV
                            EQU IBSLOT+$16 ; FOUR BYTES,
F000:
               75 *
                            CHECKSUM, SECTOR, TRACK, AND VOLUME.
F000:
               76 *
F000:
               77 ***************
F000:
               78 *
```

	21	4,303,290	22
F000:	79	*WRITE	*
F000:	80	*	*
F000:	81	* USES ALL NBUFS	*
F000:	82	* AND 32-BYTE	<u>v</u>
			N
F000:	83	* DATA TABLE 'NIBL'	*
F000:	84	*	*
F000:	85		*
F000:	86	*	•
F000:	87	*****	*.
F000:	. 88	*	*
F000:	89	• • • • • • • • • • • • • • • • • • • •	*
F000:	90	*	#
F000:	91	* USES ALL NBUFS	*
F000:	92	* USES LAST 54 BYTES	#
F000:	93	* OF A CODE PAGE FOR	*
F000	94	* SIGNIFICANT BYTES	*
F000:	95	* OF DNIBL TABLE.	*
F000:	96	*	*
F000:	97	*****	*
F000:	98	*	
F000·	99	****	*
F000	100	*	*
F000:	101	* SEEK	*
F000:	102	*	*
F000:		****	*
0095:	104	TRKCNT EQU COUNT	HALFTRKS MOVED COUNT.
009D:	105	PRIOR EQU IBSLOT+\$10	
OOPE	106	TRKN EQU IBSLOT+\$1D	•
F000:	107	*	
F000:	108	****	*
F000:	109	*	*
F000:	110	* MSWAIT	*
F000	111	*	#
F000 ⁻	112	****	*
0099:	113	MONTIMEL EQU CSSTV+2	MOTOR-ON TIME
009A:	114	MONTIMEH EQU MONTIMEL+1	; COUNTERS.
F000:	115	*	
F000:	117	*****	•
F000:	118	*	*
F000:	119	* DEVICE ADDRESS	*
F000:	120	* ASSIGNMENTS	*
F000:	121	*	*
F000:	122	****	*
C080:	123	PHASEOFF EQU \$COBO	STEPPER PHASE OFF.
CO81:			STEPPER PHASE ON.
COSC:			; Q7L, Q6L=READ
COSD:			; Q7L, Q6H=SENSE WPROT
C08E:			; Q7H, Q6L=WRITE
C08F:			Q7H, Q6H=WRITE STORE
FFEF:		INTERUPT EQU SFFEF	
FFDF:		ENVIRON EQU \$FFDF	
0080:		ONEMEG EQU \$80	· · · · · · · · · · · · · · · · · · ·
007F:		TWOMEG EQU \$7F	
F000:		*****	****
F000:	134	THE PROPERTY AND ADDRESS OF THE PARTY AND ADDR	
F000:		* EQUATES FOR RWTS AND	RI OCK
F000:	136		whower.
F000:		**************************************	****
C088:		MOTOROFF EQU \$0088	оолипос
VVOO.	170	10 10 FOR 0 FT 0 BB	

```
23
                                                                24
C089:
               139 MOTORON EQU
                                    $C089
               140 DRVOEN
COBA:
                              EQU
                                    $COBA
COSB:
               141 DRV1EN
                              EQU
                                    $C08B
            142 PHASON
CO81:
                              EQU
                                    $C081
C080:
                              EQU
               143 PHSOFF
                                     $0080
0097
               144 TEMP
                              EQU
                                    CSSTV
                                                 PUT ADDRESS INFO HERE
                                   TEMP
            145 CSUM1
0097:
                              EQU
0098:
               146 SECT
                              EQU
                                    CSUM1+1
0099:
               147 TRACK
                              EQU
                                    SECT+1
0099:
               148 TRKN1
                              EQU
                                    TRACK
009A:
               149 VOLUME
                              EQU
                                    TRACK+1
0083:
               150 IBRERR
                              EQU
                                    HPDEPRS+3
0085
               151 IBDERR
                              EQU
                                    HRDERRS+2
               152 IBWPER
                              EQU
                                    HRDERRS+1
0081:
               153 IBNODRV EQU
0080:
                                    HRDERRS
F000:
               155 **************
               156 * READ/WRITE A
F000:
F000:
               158 *
                       THACK AND SECTOR
E000
               159 «
               160 由如白女女女女女女女女女女女女女女女女女女女女女女
F000
F000:
               161 *
F000; A0 01
               162 REGRWTS LDY
                                #1
                                           RETRY COUNT
                                           GET SLOT # FOR THIS OPERATION
F002 A6 81
               153
                           LDX
                                IBSLOT
F004 84 94
                                          FONLY ONE RECALIBRATE PER CALL
                           STY
                                SEEKONT
               164
F006, 08
               165
                           PHH
                                           DETERMINE INTERUPT STATUS.
F007: 68
                           PLA
               166
F008: 6A
                           ROR
               167
F009: 6A
               168
                           ROR
                                         GET INTERUPT FLAG INTO BIT 7
                           ROR
F00A. 6A
               169
                                ťλ
FOOB: 6A
               170
                           ROR
FOOC 85 8B
               171
                           STA
                                LMASK
                                           PRESERVE ENVIRONMENT
FOOE: AD DF FF
               172
                           LDA
                                ENVIRON
F011 85 9F
               173
                                ENVIEWP
                           STA
               174 *
F013:
               175 * NOW CHECK IF THE MOTOR IS ON, THEN START IT
F013
               1 6 *
F013.
                                CHRDRY
               177
                           JSP
                                          SET ZERO FLAG IF MOTOR STOPPED
F013, 20 2B F1
                                          SAVE TEST RESULTS
F016:08
               178
                           PHP
               179
                                          MOVE OUT POINTER TO BUFFER INTO ZPAGE
F017: A5 85
                           LDA
                                IBBUFF
F019.85 9B
               180
                           STA
                                BUE
FO1B: A5 86
               181
                           LDA
                                IBBUFF+1
FOID, 85, 90
                           STA
                                BUF+1
               182
F01F: A9 E0
                                #DVMOT
               183
                           1.06
                                MONTIMEH
F021 85 9A
              184
                           STA
F023. A5 82
               185
                           LDA
                                IBDRVN
                                          DETERMINE DRIVE ONE OR TWO
                                          I SAME DRIVE USED BEFORE
F025.05 BA
                           CMP
                                TORPDN
               186
                                          SAVE IT FOR NEXT TIME . MEEP RESULTS OF COMPARE
F027:85 8A
               187
                           STA
                                TOBERN
F029: 09
                           PHP
               188
F02A: 5A
               189
                           ROR
                                            GET DRIVE NUMBER INTO CARRY
                                MOTORON, X
                                           TURN ON THE DRIVE
F02B BD 89 CO.
               190
                           LDA
                                           BRANCH IF DRIVE I SELECTED
                                DRIVSEL
F028, 90, 01
               191
                           BCC
F030 E8
               192
                           INX
                                           SELECT DRIVE 2
               193 DRIVSEL LDA
                                DRVOEN, X
FOGI BU- BA CO
                                           , INSURE ONE MEGAHERTZ OPERATION
F034 20 40 FT
               194
                           USR
                                SET1MEG
FQ37: 28
               195
                                           , WAS IT SAME DRIVE?
                           PLP
F038: F0 0A
               196
                           BEQ
                                OK
                                           MUST INDICATE DRIVE OFF BY SETTING ZERO
F03A: 28
               197
                           PLP
F03B: A0 07
                                #7
                                           DELAY 150 MS DEFORE STEPPING
               198
                           LDY
                                           (ON RETURN A=0).
F03D 20 56 F4
               199 DRVWAIT USR
                                MSWAIT
                           DEY
F040; 86
               200
F041: D0 FA
                           BNE
                                DRVWAIT
               201
                                           NOW ZERO FLAG SET
F043: 08
               505
                           PHP
F044: A5 83
               203 DK
                           LDA
                                IBTRK
                                          GET DESTINATION TRACK
                           LDX
               204
                                1BSLOT
                                          RESTORE PROPER X (SLOT*16)
F046: A6 81
F048 20 05 F1
               -.05
                           JSR
                                MYSEEK
                                          AND GO TO IT
               206 *NOW AT THE DESIRED TRACK
                                              WAS THE MOTOR
FO4B
```

WAS MOTOR ON? BNE TRYTRK ; IF SO, DON'T DELAY, GET IT TODAY!

F04B

FO4F

F04B. 28

F04C. DO 17

207 * ON TO START WITH?

PLP

208

209

210 *

```
26
```

```
FO4E
                 211 * MOTOR WAS OFF, WAIT FOR IT TO SPEED UP
FO4E
                 212 *
F04E: A0 12
                213 MOTOF
                            LDY #$12 ; WAIT EXACTLY 100 US FOR EACH COUNT
F050: 88
                 214 CONWAIT DEY
                              BNE CONWAIT
                                                                       -IN MONTIME
FO51: DO FD
                  15
                115
117
F053; En 44
                              INC
                                   MONTIMEL COUNT UP TO 0000
1055 pc #7
                              HNE
                                   MOTOF
F057; E6 9A
                218
                              INC MONTIMEH
F059 DO F3
                219
                              BNE.
                                  MOTOF
FO5B:
                 251 ************
FO5B:
                 555 *
                 223 * MOTOR SHOULD BE UP TO SPEED.
                 224 * IF IT STILL LOOKS STOPPED THEN
FO5B
                 205 * THE DRIVE IS NOT PRESENT.
FOSB.
FO5B:
                 226 *
FO5B:
                 227 ******************
                 228 USR CHKDRV (15 DRIVE PRESENT?
229 BNE TRYTRK (YES, CONTINUE
F05B: 20 2B F1
                                            , YES, CONTINUE
F05E: D0 | 05
                 230 NOORIVERR LOA #IBNODRY , NO. GET TELL EM NO DRIVE!
F060.A9 80
F062, 40 EB F0
                             JMP HNDLERR
                 231
F065
                 232 *
FOA5:
                 233 * NOW CHECK. IF IT IS NOT THE FORMAT DISK COMMAND,
                 234 * LOCATE THE CORRECT SECTOR FOR THIS OPERATION
F065:
                 12 3 h
1:065
                 238 CMP #3
F085: A5 B7
F087 F0 77
                                             FORT COMMAND CODE #
                                             , IF NULL COMMAND, GO HOME TO BED
F069 C9 03
                                             COMMAND IN RANGE?
                             BCS ALLDONE
                                             ; NO. DO NOTHING!
FQ6B: BC 73
                 239
FQ5D, 5A
                 240
                             ROR
                                  Α
                                             JSET CARRY=1 FOR READ, O FOR WRITE
                             BCS TRYTRK2
FOSE RO OB
                 23-11
                                             A MUST PRENIBBLIZE FOR WRITE.
                             LDA ENVIRON
                 245
FO70: AD DE FE
F023 29 7F
                 243
                             AUD
                                  #1WDMEG
                                              SHIFT TO HIGH SPEED!
F075:8D DF FF
                 244
                             STA ENVIRON
                 245 USR PRENIB16
246 TRYTEKE LDV ##2F
F078: 20 C6 F2
F07B: A0 7F
                                             FONLY 127 RETRIES OF ANY KIND
                             WAR RELEASED.
F07D: 84 93
                 247
                             104 10000T
F07F A6 81
F081 20 BD F1
                 ्रवात् अस्तर्वास
                                             , GET SLOT NUM INTO X-REG
                                             FREAD NEXT ADDRESS FIELD
                 37.450
F084: 90 21
                 250
                             BCC RDRIGHT
                                             ; IF READ IT RIGHT, HURRAH!
                                            SHOULD INTERUPTS BE ALLOWED?
                             BIT [MASK
BMI NOINTR1
F086: 24 8B
                 25! TRYADRE BIT
                 252
                                              ; NO, DON'T ALLOW THEM.
.F098, 30-01
                2000
F-08A: 58
                             CLI
                                              FRE-ENABLED AFTER READ/READADR'WRIT'
                 ina na van 680
Rea — Mei
1968 CA 93
                                                                             FAILURE
                                  RETRYCHT
                                             ; ANOTHER MISTAEK!!
                                 TRYADR
F080, 10 F0
                             (4 to f
                                             ; WELL, LET IT GO THIS TIME .
                 220
F08F. A5 8C
                             LDA CURTRK
                 257
F091 48
                             PHA
                                             ; SAVE TRACK WE REALLY WANT
                            DEC SEEKONT ; DNLY RECALIBRATE ONCE!
BNE DRVERR ; TRIED TO RECALIBRATE A
LDA #$60 ; RECALIBRATE ALL DVER AG
JSR SETTRK ; PRETEND TO BE ON TRACK
F092: C6 94
                4,63
F094, DQ 4F
                1.5%
                                             TRIED TO RECALIBRATE A SECOND TIME,
                                            RECALIBRATE ALL OVER AGAIN' ERROR!
F096 A9 50
                6.00
F098 20 25 F1
                214 1
                                            ; PRETEND TO BE ON TRACK BO
                             LDA #$00
JSR MYSEEK
F09B A9 00
                 262
                             LDA
F09D: 20 05 F1
                 263
                                             MOVE TO TRACK OO
                 264 GOCALI PLA
F0A0 68
FOA1 20 05 F1
                 26t GOMAL USR MYSEEK
                                            GO TO CORRECT TRACK THIS TIME!
                             JMP TRYTRK2
FOA4 4C 7B F :
                 860
                                           ; LOOP BACK, TRY AGAIN ON THIS TRACK
FOAT
                 267
FQA7:
                 248 * HAVE NOW READ AN ADDRESS FIELD CORRECTLY.
                 269 * MAKE SURE THIS IS THE TRACK, SECTOR, AND VOLUME DESIRED.
F0A7:
F0A7: A4 99
                 270 RDRIGHT LDY TRACK
271 CRY CURTRK
                                            ON THE RIGHT TRACK?
                 271
F0A9. 04 BC
FOAB FO OF
                 272
                             BEG RITEK
                                             : IF SO, GOOD
                 273 * RECALIBRATING FROM THIS TRACK
FOAD.
FOAD: A5 BC
                 274
                             LDA CURTRK
                                          ; PRESERVE DESTINATION TRACK
FOAF: 48
                 275
                             PHA
F0B0: 98
                276
                             TYA
FOB1 20 25 F1 277
                             JSR
                                  SETTRK
                 278
                             PLA
FOB4: 68
F085: 20 05 F1 279
                             JOR
                                 MYSEEK
F088: 40 86 F0 280
                            JMP
                                 TRYADR2 | GO AHEAD AND RECALIBRATE
FORR .
                282 *
FOBB:
                 283 * DRIVE IS ON RIGHT TRACK, CHECK VOLUME MISMATCH
                284 *
FOBB: A5 9A
                285 RTTPK LDA VOLUME / GET ACTUAL VOLUME HERE
FOBD: 85 89
                284
                            STA IBSMOD | TELL OPSYS WHAT VOLUME WAS THERE
```

```
27
                                                                28
FOBF: A5 98
               287 CORRECTVOL LDA SECT
                                          CHECK IF THIS IS THE RIGHT SECTOR
F0C1: C5 84
               288
                            CMP
                                IBSECT
                            BEG CORRECTSECT ; IF SO, DO WHATEVER WANTED
F0C3: F0 02
               289
                                          NO TRY ANOTHER SECTOR
FOC5 DO BF
                290
                           BNE
                                TRYADR2
FOC7: A5 87
               291 CORRECTSECT LDA IBCMD , READ OR WRITE?
                                A :THE CARRY WILL TELL
WRIT ;CARRY WAS SET FOR READ OPERATION,
READ16 ;CLEARED FOR WRITE
TOOK SET THOM RETURN IF BAD READ
F009, 4A
                                            THE CARRY WILL TELL
               292
                           LSR
                                Α.
FOCA: 90 2D
               293
                           BCC
FOCC: 20 48 F1
FOCF: BO B5
               294
                            JSR
                          BCS
               295
                                 TRYADR2 CARRY SET UPON RETURN IF BAD READ
                                 ENVIRON
FOD1 AD DE FE
               296
                           LDA
FOD4, 29 7F
               297
                                 #TWOMEG
                           AND
                     STA
FOD6: 8D DF FF
                                ENVIRON
                                            ; SET TWO MEGAHERTZ MODE
               298
FOD9:20 11 F3
               299
                                POSTNIB16 ; DO PARTIAL POSTNIBBLE CONVERSION
FODC, BO AB
                                TRYADR2 ; CHEKSUM ERROR
               300
                           BCS
                                          BESTORE SLOTNUM INTO X
FODE: A6 81
               301
                           LDX
                                IBSLOT
FOE0: 18
               302 ALLDONE CLC
FOE1: A9 .00
               303
                           I DA
                                ##()
                                            ; NO ERROR
F0E3 90 04
               304
                           BCC ALDONE1
                                          SKIP OVER NEXT BYTE WITH BIT OPCODE
F0E5: 68
                                           REMOVE CURTRK
               305 DRVERR
                           PLA
F0E6 A9 82
               306
                           LDA #IBDERR
                                           BAD DRIVE
F0E8:38
               307 HNDLERR SEC
                                          ; INDICATE AN ERROR
FOE? 85 88
               308 ALDONE1 STA. IBSTAT
                                           GIVE HIM ERROR#
                                MOTOROFF, X ; TURN IT OFF
FOEB BD 88 CO 309
                           LDA
                                          SHOULD INTERUPTS BE ENABLED
FOEE 24 8B
               310
                           BIT
                                IMASK
F0F0:30 01
               311
                           BMI
                                NOINTR2
                                           BRANCH IF NOT
F0F2:58
               312
                           CLI
FOF3 A5 9F
               313 NOINTR2 LDA
                                ENVTEMP
                                           RESTORE ORIGINAL ENVIRONMENT
FOF5: 8D DF FF
               314
                           STA
                                ENVIRON
FOF8, 60
                           RTS
               315
FOF9:20 19 FS
                                          , WRITE NYBBLES NOW
               BIG WRIT
                           JSR . WRITE16
FOFC: 90 E2
                                         IF NO ERRORS.
               317
                           BCC ALLDONE
FOFE: A9 81
               318
                                          ; DISK IS WRITE PROTECTED!!
                                #IBWPER
                           LDA
                                          TAKEN IF TRULY WRITE PROTECT ERROR
F100:50 E6
               319
                           BVC
                               HNDLERR
F102, 40, 861 F0
               320 -
                           JMP
                                TRYADR2
                                          . ; OTHERWISE ASSUME AN INTERUPT MESSED
F105.
               321 🕏
                                                                        THINGS UP
F105
               322 * THIS IS THE "SEEK" ROUTINE
               323 * SEEKS TRACK 'N' IN SLOT #X/$10
F105.
               324 * IF DRIVNO IS NEGATIVE, ON DRIVE O
F105
               325 * IF DRIVNO IS POSITIVE, ON DRIVE 1
F105:
F105.
               359 *
F105: 0A
               327 MYSEEK
                           ASL.
                                TRKN1 SAVE DESTINATION TRACK(*2)
                                          JASSUME TWO PHASE STEPPER.
F106,85 99
               328 SEEKI
                           STA
F108 20 19 F1
F108 20 3E F1
                                          TURN ALL PHASES OFF TO BE SURE.
GET INDEX TO PREVIOUS TRACK FOR CURRENT
               329
                           JSR
                                DRVINDX
               3:30
                           JSR
                                DRVOTRK, X
F10E: B5 85
               331
                           LDA
F110:85 80
               332.
                           STA
                                CURTRIK
                                          THIS IS WHERE I AM
F112: A5 99
                                           ; AND WHERE I'M GOING TO
               3:33
                                TRKN1
                           LDA
F114 95 85
                           STA DRVOTRE X
               3:34
F116: 20 00 F4
               335 GOSEEK
                           JSR
                                SEEF ; GO THERE!
                           LDY #3
F119: A0 03
                                           TURN OFF ALL PHASES BEFORE RETURNING
               336 ALLOFF
                                (SEND PHASE IN ACC.)
CLEPHASE (CARRY IS CLEAR, PHASES SHOLD BE TURNED OFF
               337 NXOFF
F11B: 98
                           TYA
F110 20 4A F4
               338
                            JSR
F11F 88
               339
                           DEY
F120: 10 F9
               340
                           DPL
                                 NXOFF
F122: 46 8C 341
                           LSR
                                 CURTRK
                                              ; DIVIDE BACK DOWN
F124: 60
               342
                           RTS
                                               ; ALL OFF. . . NOW IT'S DARK
F125:
                 344 *
F125:
                 345 * THIS SUBROUTINE SETS THE SLOT DEPENDENT TRACK
F125
                 346 * LOCATION.
F125:
                 347 *
F125 20 3E F1 348 SETTRK JSR
                                                 GET INDEX TO DRIVE NUMBER.
                                    DRVINOX
F128: 95 85
                 349
                               STA
                                     DRVOTRK, X
F12A: 60
                 350
                               RTS
F12B:
                 351 ***************
F12B:
                 352 ≉
F12B:
                 353 * SUBR TO TELL IF MOTOR IS STOPPED
           354 ≯
F12B:
                 355 * IF MOTOR IS STOPPED, CONTROLLER'S
F12B:
F12B:
                356 * SHIFT REG WILL NOT BE CHANGING.
F12B:
              357 *
                 358 * RETURN Y=0 AND ZERO FLAG SET IF IT IS STOPPED.
```

F148:

```
32
                    31
F148:
                   421 *
                                   OBSERVE
                              'NO PAGE CROSS'
                   422
F148:
                       *
                   423
                                WARNINGS ON
F148:
                       *
                  424 *
                              SOME BRANCHES!!
F148:
                   425 *
F148:
                  426
                             ---- ASSUMES ----
F148:
                       ¥
F148:
                   427
                   428
F148:
                       *
                             1 USEC CYCLE TIME
F148:
                   429
                  430 **************
F148:
                                                    ; 'MUST FIND' COUNT.
F148. A0 20
                   431 READ16 LDY
                  432 RSYNC
                                 DEY
                                                    ; IF CAN'T FIND MARKS
F14A 88
F14B FO 6B
                  433
                                 BEQ
                                        RDERR
                                                     THEN EXIT WITH CARRY SET
                                 LDA
                                                    READ NIBL.
F14D BD BC
                  434
                       RD1
                                        G6L, X
F150: 10 FB
                  435
                                 BPL
                                       RD1
                                                    ; *** NO PAGE CROSS! ***
F152:49 D5
                  436 RSYNC1
                                 EOR
                                        #$D5
                                                    DATA MARK 1?
                                                    ; LOOP IF NOT.
F154: DO F4
                  437
                                 BNE
                                       RSYNC
                                                    DELAY BETWEEN NIBLS.
                                 NOP
F156: EA
                  438
F157, BD 80
                  439 RD2
                                 LDA
             CO
                                       Q6L, X
                                                    ; *** NO PAGE CROSS! ***
                                 BPL.
                                       RD2
F15A: 10 FB
                  440
                                                    DATA MARK 2?
F150: C9 AA
                  441
                                 CMP
                                        #$AA
                                       RSYNC1
                                 BNE
                                                    ; (IF NOT, IS IT DM1?)
F15E: D0 F2
                  442
                                 LDY
                  443
                                        #$55
                                                    ; INIT NBUF2 INDEX.
F160: A0 55
                  444 *
                                          (ADDED NIBL DELAY)
F162:
                  445 RD3
                                 LDA
F162: BD 80: CO
                                        G6L, X
F165: 10 FB
F167: C9 AD
                                           ; *** NO PAGE CROSS! ***
                            BPL
               446
                                 RD3
                                           DATA MARK 3?
               447
                            CMP
                                ##AD
F169: DO E7
                448
                            BNE
                                 RSYNC1
                                           (IF NOT, IS IT DMIT)
                              (CARRY SET IF DM3!)
F16B:
                449 *
F16B: BD 8C CO
               450 RD4
                            LDA
                                 G&L, X
                                           ; *** NO PAGE CROSS! ***
F16E: 10 FB
               451
                            BPL
                                 RD4
                                            STORE BYTES DIRECTLY
F170: 99 02 03
               452
                            STA
                                 NBUF2, Y
                                            POLL INTERUPT LINE
F173: AD EF FF
               453
                            LDA
                                 INTERUPT
                                            ; (THIS MAY BE USED TO INPACTDATE POLL)
                            ORA
F176 05 8B
               454
                                 IMASK
F178 10 40
               455
                            BPL.
                                 GOSERV
F17A188
                                            INDEX TO NEXT
               456
                            DEY
F17B: 10 EE -
               457
                            BPL
                                 RD4
                                            (FIRST TIME Y=0)
F17D: 08
               458 RD5
                            INY
                                            GET ENCODED BYTES OF NBUF1
F17E: BD 8C CO
               459 RD5A
                            LDA
                                 Q6L, X
8181.10 FB
               460
                            BPL.
                                 RD5A
F183 99 00 00
                                 NBUF 1, Y
                            STA
               461
                                            POLL INTERUPT LINE
                                 INTERUPT
F186 AD EF FF
               462
                            LDA
                                            , (THIS MAY BE USED TO INVALIDATE POLL)
F189: 05 8B
                            ORA
                                 N2AM1
                463
F18B: 10 2D
                464
                            BPL
                                 GOSERV
F18D: CO E4
                                           WITHIN 1 MS OF COMPLETION?
                            CPY
               465
                                 #$F4
F18F DO EC
                            BNE
                                 RD5
               466
F191:08
                467
                            INY
                                            , NO POLL FROM NOW ON
F192: BD BC CO
               468 RD6
                            LDA
                                 GOL X
F195: 10 FB
                            BPL.
               469
                                 RD6
                                 NBUF1, Y
F197: 99 00 02
               470
                            STA
F19A: CB
                471
                            INY
                                           ; FINISH OUT NBUF1 PAGE
                                 RD6
F19B DO F5
               472
                            BNE
               473 RDCKSUM LDA
                                            GET CHECKSUM BYTE.
F19D BD BC CO
                                 GSL, X
                                 RDCKSUM
F1A0: 10 FB
               474
                            BPL.
F1A2 85 96
               475
                            STA
                                 CKSUM.
                                           EXTRA DELAY BETWEEN BYTES
F1A4: EA
               476
                            NOP
F1A5: BD BC CO
               477 RD7
                            LDA
                                 QAL, X
                                           , *** NO PAGE CROSS! ***
F1A8.10 FB
               478
                            BPI.
                                 おりて
FIAA: C9 DE
               479
                            CMP
                                 ##DE
                                           FIRST BIT SLIP MARKT
                                           (ERR IF NOT)
FIAC: DO: OA
               480
                            BNE
                                 RDERR
                                           DELAY BETWEEN NIBLS.
FIAE EA
               481
                            NOP
F1AF, BD BC CO
               482 RD8
                            LDA
                                 Q6L, X
F1B2: 10 FB
                            BPL.
                                 RDB
                                           , *** NO PAGE CROSS! ***
               483
                                           SECOND BIT SLIP MARK?
F1B4. C9 AA
               484
                            CMP
                                 #$AA
F1B6.F0 5F
                            BEG
                                           (DONE IF IT IS)
               485
                                 RDEXIT
                                           . INDICATE 'ERROR EXIT'
               486 RDERR
F1B8 38
                            SEC
                                           RETURN FROM READIG OR RDADRIG.
F1B9: 60
               487
                            RTS
               488 *
F1BA:
                                            GO SERVICE INTERUPT:
               489 GOSERV
                            JMP
                                 SERVICE
FIBA. 4C B3 F2
```

```
'NO PAGE CROSS'
FIBD
              535 🛪
              537 *
                         WARNINGS ON
FIBD
              538 *
                       SOME BRANCHES!!
F1BD:
              539 *
FIBD.
              540 *
                       ---- ASSUMES ----
F1BD:
               541 *
F1BD.
               542 *
                       1 USEC CYCLE TIME
F1B0:
FIBD.
               543 *
              544 *************
FIBD:
              545 RDADR16 LDY #$FC
F1BD: AO FC
                                     ; 'MUST FIND' COUNT.
F1BF: 84 95
              546
                          STY
                               COUNT
```

```
547 RDASYN INY
F1C1: C8
F102 DO 04
                  548
                               BNE RDAT
                                                  LOW ORDER OF COUNT
F1C4 E6 95 549 INC COUNT ; (2K NIBLS TO FIND F1C6:F0 F0 550 BEG RDERR ; ADR MARK, ELSE ERR) F1C8 BD 8C C0 551 RDA1 LDA Q6L; X READ NIBL.
                               552
                                              *** NO PAGE CROSS' ***
FICE 10 FB
                               CMP #$D5
BNE RDASYN
F1CD, 09 55
                   553 RDASN1 CMP
                                               (LOOP IF NOT)
FICE: DO FO
                   554
                                              JADDED NIBL DELAY
F1D1 EA
                   555
                               NOP
                 556 RDA2
Fin2 BD BC CO
                               LDA G6L, X
                               BPL RDA2 ; #** NO PAGE CROSS! ***
CMP #$AA ; ADR MARK 27
BME RDASN1 ; (IF NOT, IS IT AM1 )
LDY #$3 ; INDEX FOR 4-BYTE REAL
F105 10 FB
                   55.7
£107 09, AA
                   15.00
F109.00 F2
                   559
F1DB: A0 03
                   560
                   561 *
FIDD
                                     (ADDED NIBL DELAY)
               562 RDAS LDA Q6L/X
563 BPL RDAS
FIDD BD BC CO
                                               1 *** NO PAGE CROSS! 4**
F1E0. 10, FB
                             CMP ##96 ; ADR MARK 3?
BNE RDASN1 · (IF NOT, IS IT AM1*)
                   56.4
11E2 09 96
F1E4: D0 E7
                   965
                                (LEAVES CARRY SET!)
FIE6:
                   566 *
               568 RDAFLD STA CSUM
                               LDA #$0 ; INIT CHECKSUM
F1E6: A9 00
F1E8:85 89
                                    Q6L X PEAD ODD BIT NIBL
RUA4 :#** NO PAGE CROSS! ***
FIEA BD SC CO
                               BFIL.
F1ED 10 FB
                  571
                                              ALIGN ODD BITS, 1' INTO ESB
F1EF. 2A
                               ROL A
                               STA LAST (SAVE THEM)
               572
F1F0.85 95
               573 RDA5 LDA Q6L)X
574 BPL RDA5
575 AND LAST
                                              READ 'EVEN BIT' NIBL
FIFE BD 80 CO
F1F5:10 FB
F1F7:25 95
                               BPL RDA5
AND LAST
                                              *** NO PAGE CROSS! ***
*MERGE ODD AND EVEN BITS
                   574. ...
F1F9 99 97 00
                               STA CESTV, Y STORE DATA BYTE
F1FC: 45 89
F1FE: 58
                               FOR
                                    CSUM
                   578
F1FE: 88
                             DEY
                   579
                               BPL RDAFLD
F1FF: 10 E7
                                               LOOP ON 4 DATA BYTES.
                   57.
580
                               TAY
F201 A8
                                    RDERR SHONZERD, THEN ERROR
                                               IF FINAL CHECKSUM
                   981 BNE RDERR
Sha RDAH LDA GOLX:
183 BPL RDAG
F201 80
F202 D0 84
F204 85 80 00 -
F207-10 F8
                                               . *** NO PAGE CROSS! ***
F209: 09 DF
                   594
                                    #集门门
                              CMP
FROB: DO AB
                   รัส5
                               BRE RDERR
                                               FERROR IF NONMATCH
                                               , DELAY (NO INTERUPTS FROM NOW ON)
F20D: 78
                   586
                               SEI
наов вр ас со
                   587 RDAT TOLDA GALAX TO
                                               SECOND BIT-SLIP NIBL
F211 10 FB 559 BFL F213 C9 AA 589 CMP BNE F217 18 591 RDEXIT CLC
                   589 BPL RDA / 589 CMP ##AA
                                               . *** NO PAGE CROSS! ***
                              BNE RDERR
                                              FERROR IF NONMATCH.
                                               CLEAR CARRY ON
                   592 WEXTE RTS
                                               : NORMAL READ EXITS.
FE18 60
17719
                   593
                               CHN RWTS2
                    2 **************
F219:
                   F219:
                    5 * (16-SECTOR FORMAT) *
F219
                     6 *
6219
                                              *
F219:
                     7 ***********
F219:
                     8 *
                    9 #
                          WRITES DATA FROM
FRIP.
                    10 *
1219
                           NDUF1 AND NBUF2.
F219
                 11 *
                    12 * FIRST NBUF2.
5219
                           HIGH TO LOW.
                    13 *
F219.
                          THEN NBUF1,
                    14 #
F219:
                                              ¥.
                          LOW TO HIGH
                    15 *
                                              *
F219:
1-219
                    15 $
F219
                    17 *
                          ---- ON ENTRY ----
F219.
                    18 *
                          X-REG SLOTNUM
F219:
                    19 *
F219:
                    20 *
                          TIMES $10.
                    21 #
F219:
F219.
                    22.*
F219
                    23 *
                          ---- DN EXIT ----
                    24 4
F219
                    25 * CARRY SET IF ERROR. *
F219:
```

```
38
                         (W PROT VIOLATION) *
F219
                 26 *
F219:
                 27 *
                 58 *
                       IF NO ERROR:
F219
F219:
                 29 *
F219.
                  30 *
                         A-REG UNCERTAIN.
F219:
                        X-REG UNCHANGED.
                 31 *
                         Y-REG HOLDS $00.
F219:
                 32 *
F219.
                         CARRY CLEAR.
                  33 *
                  34 *
F219.
F219
                  35 *
                        ---- ASSUMES ----
F219.
                  35 *
F219:
                 37 * 1 USEC CYCLE TIME
F219:
                 38 *
F219:
                 39 **************
F219: 38
                 40 WRITE16 SEC
                                             ANTICIPATE WPROT ERR.
                     CLV
F21A 88
                 41
                                             TO INDICATE WRITE PROTECT ERROR INSTEAD OF
F21B.BD 8D CO
                42
                             LDA G6H, X
                                                                                INTERUPT
                            LDA Q7L.X-
BMI WEXIT
                 43
F21E: BD BE CO
                                            SENSE WPROT FLAG.
F221:30 F5
                 \Delta \Delta
                                             BRANCH IF NOT WRITE PROTECTED
                                             SYNC DATA.
F223: A9 FF
                 45 WRT1
                            LDA #$FF
                            STA QZH X
ORA Q6L X
                                             (5) GOTO WRITE MODE
F225 9D 8F CO
                 46
F228 1D 8C CO
                 47
                                              ; (4)
F22B A0 04
                 48
                             LDY #$4
                                              (2) FOR FIVE NIBLS.
F22D: EA
                 49
                             NOP
                                             ; (2)
F22E, 48
                 50
                             PHA
                                             ; (4)
F22F: 68
                 51
                            PLA
                                             ;(3)
                                             (4) EXACT TIMING
(3) EXACT TIMING
F230 48
                 52 WSYNC
                            PHA
E231, A8
                 53
                            PLA
F232 20 BD F2
                             JER WNIBL7
                 5.1
                                             ,(13,9,6) WRITE SYNC
F235.88
                 55
                             DEY
                                             ; (2)
                                            ;(2*) MUST NOT CROSS PAGE!
;(2) 1ST DATA MARK.
F236: DO FS
                            BNE WSYNC
                 56
F238: A9 D5
                 57
                            LDA #$D5
                            USR WNIBL9 ; (15, 9, 6)
F23A 20 BC F2
                 58
F23D: A9 AA
                 59
                            LDA #$AA
                                             (2) 2ND DATA MARK
                             JSR WNIBL9
                                              (15, 9, 6)
F23F: 20 BC F2 60
F242: A9 AD
                            LDA #$AD
                                             ; (2) 3RD DATA MARK.
              61
                         JSR WNIBL9 ; (15,9,6)
LDY #$55 ; (2) NBUF2
F244: 20 BC F2
                62
F247: A0 55 63
                            L.DY #$55
                                              (2) NBUF2 INDEX
                             NOP
                            NOP
F249; EA
                64
                                              (2) FOR TIMING
F24B: EA
F24A: EA
                65
                                              ; (2)
                         NOP
                66
                                              ;(2)
F24C: DO OB 67 BNE VRYFRST ; (3) BRANCH ALWAYS
F24E: AD EF FF 68 WINTRPT LDA INTERUPT ; (4) POLL INTERUPT LINE
F251: O5 8B 69 ORA IMASK ; (3)
| H254: 10 5D | 71 | BPL | SERVICE | (2) | BRANCH | IF INTERUPT HAS DECURED | F256: 30 00 | 72 | VRYFRST | BMI | WRTFRST | (3) | FOR TIMING. | F258: 89 | 02 | 03 | 73 | WRTFRST | LDA | NBUF2, Y | | (4) | F258: 9D | 8D | CO | 74 | STA | Q6H, X | (5) | CO | CO | TE
                             STA Q6H, X ; (5) STORE ENCODED BYTE
LDA Q6L, X ; (4) TIME MUST = 32 US PE
F25E: BD 8C CO 75
                                              (4) TIME MUST = 32 US PER BYTE!
                       DEY
BPL WINTRPT
                                            ;(2)
;(3) (2 IF BRANCH NOT TAKEN)
;(2) INSURE NO INTERUPT THIS BYTE.
           76
A 77
F261:88
F262: 10 EA
                 78
F264: 98
                             TYA
F267: AD EF FF BO !
                                   WMIDLE ; (3) BRANCH ALWAYS.

INTERUPT ; (4) POLL INTERUPT LINE
                            BMI UMIDLE
F267: AD EF FF BO WNTRPT1 LDA INTERUPT
F26A: 05 BB B1 WMIDLE ORA IMASK
                                              ; (3)
F26C: EA
                 82 NOP
                             BMI WDATA2
BPL SERVICE
F26D: 30 02
                                               ; (3) BRANCH IF NO INTERUPT
                83
F26F: 10 42
                                              GO SERVICE INTERUPT.
                84
                                             ;(2);(4)
                 85 WDATA2 INY
F271: C8
F272: B9 00 02 B6 LDA NBUF1, Y
                                   дън, х
F275: 9D 8D CO 87
                                              (5) STORE ENCODED BYTE
                             STA
                        LDA
                                  G6L, X ; (4)
##E4 ; (2) WITHIN 1 MS OF COMPLETION?
F278: BD 8C CO 68
F27B: CO E4
                 89
                             CFY
                                  WNTRPT1 ; (3) (2) NO KEEP WRITTING AND POLLING.
                 90
                             BNE
F27D: DO E8
           91 NOP
92 Thiv
F27F: EA
                                  ; (2)
                             INY
F280: C8
                                                ; (2)
                 93 WDATA3 NOP
F281 FA
                                              ; (2)
F282: EA
                 94 NOP
                                      F283: 48 95 PHA
F284: 68 96 PLA
                                              ; (4)
                                              ;(3)
F285: B9 00 02 97
                            LDA NBUF1, Y ; (4) WRITE LAST OF ENCODED BYTES
```

```
STA Q6H, X ; (5) WITHOUT POLLING INTERUPTS.
LDA Q6L, X ; (4)
LDA CKSUM : (3) NORMALLY FOR TIMING
                   98
F288: 9D BD CO
                 99
F28B: BD 8C CO
F28E: A5 96 100
                               INY (2)
BNE WDATAS (3) (2)
BEG WRCKSUM (3) BRANCH ALWAYS
                  101
F290: C8
                 102
103
F291: DO EE
F293: F0 00
F295:20 BD F2 104 WRCKSUM JSR WNIBL7 ; (13,9,6) GD WRITE CHECK SUM! F298:A9 DE 105 LDA #$DE ; (2) DM4, BIT SLIP MARK.
F298: A9 DE 105 LDA #$DE
                               USR
                                     WNIBL9 ,(15,9,6) WRITE IT
#$AA ;(2) DM5, BIT SLIP MARK.
WNIBL9 ,(15,9,6) WRITE IT.
#$EB ,(2) DM6, BIT SLIP MARK.
WNIBL9 ,(15,9,6) WRITE IT.
F29A: 20 BC F2 106 USR:
F29D: A9 AA 107 LDA
F29D: A9 AA
F29F:20 BC F2 108
                               JSR
F2A4: 20 BC F2 110 F2A7 AP FF
F2A2: A9 EB 109 LDA #$EB
F2A4: 20 BC F2 110 JSR WNIBL9
F2A7. A9 FF 111 LDA #$FF
F2A9: 20 BC F2 112 JSR WNIBL9
                                                (15, 9, 6) WRITE IT.
                                                (2) TURN-OFF BYTE (15,9,9) WRITE IN
F2AC:BD 8E CO 113 NOWRITE LDA G7L, X ; GUT OF WRITE MODE. F2AF:BD 8C CO. 114 LDA G6L, X ; TO READ MODE. F2B2:60 115 RTS ; RETURN FROM WRITE.
F2B2: 60
                           RTS
                 116 *
F283:
F2B4:2C 54 F3 118 BIT SEV SET VFLAG TO INDICATE INTERUPT F2B7:20 AC F2 119 JSR NOWRITE TAKE IT QUT QF WRITE MQDE!
                 120 CL.I
RTS
                                                COULD NOT HAVE GOT HERE WITHOUT CLI OK
F2BA: 58
FRBB: 60
                  122 ********
FORC
                 123 *
F2BC:
                  124 *
                          7-BIT NIBL WRITE SUBRS
F2BC:
                125 *
F2BC:
                 126 * A-REG OR D PRIOR EXIT
F280
F-2BC
                 128 #
                FREC:
F280 18
                FEBD. 48
FEBE 68
1 2861 9D 8D CO
F2C2 1D 90 CO
F205, 60
                  136 *
F2C6:
                  138 *********
F2CA-
                 F2C6:
F206:
                  142 *
 F206:
                  147 ****************
 ESCA:
F206
                 144 *
                  145 *
                         CONVERTS 256 BYTES OF
F206:
                 146 * USER DATA IN (BUF) INTO *
F206:
               147 * ENCODED BYTES TO BE
F2061
 F206
                  148 * WRITEN DIRECTLY TO DISK *
                 149 * ENCODED CHECK SUM IN *
 F206:
                 150 * ZERD PAGE 'CKSUM'
 F206:
                 151 *
 F2C6:
                           ---- ON ENTRY ----
 F205
                 152 *
                  153 **
 F206:
                         BUF IS 2-BYTE POINTER
 F206.
                 154 *
                         TO 256 BYTES OF USER: *
                  155 *
 F2CA:
 F2C6:
                 156 #
 F206
                 157 *
 F206.
                  158 *
                            ---- ON EXIT ----
                 159 *
 FEC6.
             160 * A-REG CHECK SUM.
161 * X-REG UNCERTAIN
162 * Y-REG HOLDS O.
 F2061
 F206:
 F2C6:
 F2C4:
                 163 * CARRY SET.
            164 * 165 ******************
 F206:
 F206:
 F206. A2 02
                166 PRENIB16 LDX #$2 START NBUF2 INDEX.
167 LDY #0 START USER BUF INDEX.
168 PRENIB1 DEY NEXT USER BYTE.
                 ; START USER BUF
169 LDA (BUF), Y
170 LSR A SHIFT THE
171 DC
 F208: A0 00
 F2CA: 88
 F2CB: B1 9B
                                               SHIFT TWO BITS OF
 F2CD 4A
                            ROL NBUF2-1, X CURRENT USER BYTE
 FRCE: 3E 01 -03 171
```

```
41
                                                                    42
F2D1: 4A
                    172
                                 LSR
                                                FINTO CURRENT NBUFE
F2D2: 3E 01 03
                    173
                                     NBUF2-1, X ; BYTE.
                                 ROL.
F2D5 99 01 02
                    174
                                 STA
                                      NBUF1+1, Y ; (6 BITS LEFT)
F2D8: E8
                    175
                                 INX
                                                FROM 0 TO $55.
F2D9, E0 56
                    176
                                 CPX
                                      #$56
FRDB 90 ED
                    177
                                BCC
                                      PRENIB1
                                                 BR IF NO WRAPAROUND
F2DD A2 00
                    178
                                LDX
                                      #0
                                                RESET NBUFR INDEX.
F2DF: 98
                    179
                                                USER BUF INDEX.
                                 TYA
F2E0: D0 E8
                    180
                                 BNE , PRENIB1
F2E2: A0 56
                    181
                                LDY
                                      おおちん
                                                 (ACC=0 FOR CHECK SUM)
                    182 PRENIDS EOR
F2E4: 59 00 03
                                      NBUFE-2, Y
                                                 GOMBINE WITH PREVIOUS
                    183 PRENIBE AND
F2E7: 29 3F
                                      #$(3F)
                                                  STRIP GARBAGE BITS
F2E9 AA
                    184
                                TAX
                                                  . TO FORM RUNNING CHECK BUM
F2EA: BD 55 F3
                    185
                                LDA
                                      MIBL' X
                                                  FORT ENCODED EQUIV.
F2ED 99 01 03
                    186
                                STA
                                      NBUF2-1, Y
                                                 FREPLACE PREVIOUS
                                      NBUF2-2, Y ; RESTORE ACTUAL PREVIOUS
F2F0: B9 00 03
                    187
                                LDA
F2F3 88
                    188
                                DEY
FRE4 DO EE
                    189
                                SME
                                                  FLOOP UNTIL ALL OF NBUER IS CONVERTED.
                                      PRENIBB
                    190
F2F6, 29 3F
                                 AND
                                      #$ 3F
F2F8.59 01 02
                    191 PRENIB4 EOR
                                      NBUF1+1, Y : NOW DO THE SAME FOR
F2FB: AA
                    192
                                 TAX
                                                INIBBLE BUFFER 1
F2FC: BD 55 F3
                    193
                                LDA
                                      NIBL, X
                                                 TO DO ANY BACK TRACKING (NBUF1-1).
F2FF, 99 00 02
                    194
                                STA
                                      NBUF L, Y
F302: B9 01 02
                    195
                                L.DA
                                      NBUF1+1.Y
                                                 RECOVER THAT WHICH IS NOW 'PREVIOUS'.
F305: C8
                     196
                                INY
F306: D0 F0
                     197
                                BNE
                                      PRENIB4
                     198
F308: AA
                                TAX
                                                      ; USE LAST AS CHECK SUM
F309.BD 55 F3
                     199
                                LDA
                                       MIBL, X
FB00 85 96
                     200
                                STA
                                       CKSUM
F30E: 40 40 F3
                     201
                                JMP
                                       SET1MEG
                                                      ; ALL DONE.
F311:
                    203 ***
F311:
                    204 *
F311
                    205 *
                             POSTNIBLIZE SUBR
                                                    4
F311.
                    509 *
                              16-SECTOR FORMAT
F311.
                    207 *
F311:
                    208 *************
F311: *
                    209 *
F311: A0 55
                    210 POSTNIB16 LDY #$55
                                                  FIRST CONVERT TO 6 BIT NIBBLES
F313: A9 00
                   . 211
                                                  , INIT CHECK SUM
                                LDA #$0
T315 RE 02 03
                    212 PNIBL1
                                1 DX
                                      NBUF2, Y
                                                 JOET ENCODED BYTE
F318:50 00 F3
                    213
                                EOR
                                      DNIBL X
F31B: 99 02 03
                                                  , REPLACE WITH 6 BIT EQUIV.
                    214
                                 STA
                                      NBUF2, Y
F31E: 88
                    215
                                 DEY
F31F: 10 F4
                    216
                                 BPL
                                      PNIBL1
                                                 FLOOP UNTIL DONE WITH NIBBLE BUFFER 2
F321.08
                    217
                                                  NOW Y=0
                                 INY
F322 BE 00 02
                    218 PNIBLE
                                \pm DX
                                      NBUF L Y
                                                  , DO THE SAME WITH
F325: 5D 00 F3 -
                    219
                                HUR
                                      DN1BL, X
                                                  NIBBLE BUFFER 4
F328 99 00 02
                    220
                                 STA
                                      NBUF1, Y
                                                - ; DO ALL 256 BYTES
F328; C8
                    221
                                 INY
F320: D0 F4
                    222
                                 RNF
                                      PHIRI 2
F32E A6 96
                                      CKSUM
                                                  , MAKE SURE CHECK SUM MATCHES
                    223
                                LDX
F330:50 00 F3
                    224
                                 E.UR
                                      DNIBLX
                                                  DETTER DE ZERO!
F333 38
                    225
                                 SEC
                                                  JANTICIPATE ERROR
F334: DO 16
                                                 BRANCH IF IT IS
                                      POSTERR
                    226
                                 BNE
                                                 : INIT NBUF2 INDEX
F336: A2 56
                    227 POST1
                                L.DX
                                      #$56
F338: CA
                    228 POSTS
                                                 ; NBUF IDX $55 TO $0.
                                 DEX
                                                 WRAPARDUND IF NEG
F339:30 FB
                    229
                                IME
                                      POST1
F33B B9 00 02
                    230
                                LDA
                                      MBUF1. Y
F33E: 5E: 02: 03
                    231
                                LSR
                                      NBUEZ, X
                                                 SHIFT 2 BITS FROM
                                                 CURRENT NBUFZ NIBL
F341: 2A
                    232
                                ROL.
F342: 5E 02 03.
                                      NBUFZ, X
                                                 ; INTO CURRENT NBUF1
                    233
                                LSR
F345: 2A
                    234
                                ROL
                                                 ; NIBL
F346: 91 9B
                    235
                                STA
                                      (BUF), Y
                                                 FBYTE OF USER DATA
-F348: C8
                    236
                                 INY
                                                 INEXT USER BYTE
F349. DO ED
                    237
                                BNE
                                      POST2
F34B: 18
                                                 : GOOD DATA
                    238
                                CL C
F340:
                    237 POSTERR EQU
F34C: AD DF FF
                    240 SETIMES LDA
                                      ENVIRON
F34F: 09 80
                    241
                                ARG
                                      #ONEMEG
                                                 I SET TO ONE MEGAHERTZ CLOCK RATE
F351.8D DF FF
                                      ENVIRON
                    242
                                STA
                    243 SEV
                                                  (SEV USED TO SET VFLAG)
F354: 60
                                RTS
```

```
43
                                                  44
                245 **************
F355:
F355:
                246 *
                247 *
F355:
                          6-BIT TO 7-BIT
                                                *
                248 *
                       NIBL CONVERSION TABLE
F355:
                                                -24-
F355:
                249 *
                F355:
                251 *
F355:
F355:
                252 ×
                        CODES WITH MORE THAN
                                                يږ
F355:
                253 *
                        ONE PAIR OF ADJACENT
F355:
                254 #
                         ZEROES OR WITH NO
F355:
                255 *
                        ADJACENT ONES (EXCEPT)
F355:
                256 4
                          87) ARE EXCLUDED.
F355:
                257 *
                258 **************
F355:
                                  $96,$97,$9A
F355: 96 97 9A
                259 NIBL
                             DFB
F358: 9B 9D 9E
                260
                            DEB
                                  $9B,$9D,$9E
F35B: 9F, A6 A7
                                  $9F,$A6,$A7
                261
                            DFB
F35E: AB AC AD
                595
                            DFB
                                  $AB, $AC, $AD
F361: AE AF B2
                            DFB
                                  $AE, $AF, $B2
                263
F364: B3 B4 B5
                            DFB
                                  $B3, $B4, $B5
                264
F367: B6 B7 B9
                                  $B6,$B7,$B9
                265
                            DFB
F36A: BA BB BC
                            DFB
                                  $BA, $BB, $BC
                266
F36D BD BE BF
                                  $BD, $BE, $BF
                267
                            DFB
F370: CB CD CÉ
                268
                            DFB
                                  $CB, $CD, $CE
F373: CF D3 D6
                            DFB
                                  $CF, $D3, $D6
                269
F376: D7 D9 DA
                270
                            DFB
                                  $D7, $D9, $DA
E379: DB DC DD
                271
                            DFB
                                  $DB, $DC, $DD
F37C: DE DF E5
                272
                            DFB $DE, $DF, $E5
F37F; E6 E7, E9
                273
                            DFB #E6, #E7, #E9
F382: EA EB EC
                274
                                  $EA, $EB, $EC
                            DFB
F385: ED EE EF
                275
                            DFB
                                  $ED, $EE, $EF
F388: F2 F3 F4
                276
                                  $F2, $F3, $F4
                            DFB
F38B: F5 F6 F7
                277
                                  $F5, $F6, $F7
                            DFB
F38E: F9 FA FB
                278
                                  $F9,$FA,$FB
                            DFE
F391: FC FD FE
                279
                                  $FC, $FD, $FE
                            DFB
F394: FF
                280
                            DFB
                                  $FF
F395:
                282 ***************
F395:
                283 *
                          7-BIT TO 6-BIT
F395:
                284 *
                                               ×.
                        "'DENIBLIZE' TABL
F395:
                285 ×
F395
                286 *
                        116-SECTOR FORMAT)
F395:
                287 *
F395:
                288 *
                           VALID CODES
F395:
                289 *
                         $96 TO $FF ONLY.
F395:
                290 ¥
F395
                291 *
F395
                292 *
                       CODES WITH MORE THAN
                                              ١.
F395;
                293 *
                       DNE PAIR OF ADJACENT
F395:
                294 ×
                        ZEROES OR WITH NO
                       ADJACENT DNES (EXCEPT *
F395:
                295 *
F395:
                296 *
                        BIT 7) ARE EXCLUDED
E395:
                297 **************
                                             ONE BYET LEFT OVER
F395:00
                298
                            BRK
F300:
                299 DN1BL
                            EQU
                                  REGRWTS+$300
F396:00 01 98
                300
                            DFB
                                  $00,$01,$98
```

DFB

\$99,\$02,\$03

F399: 99 02 03

```
F390:90 04 05
                 302
                               DFB
                                     $90,$04,$05
F39F 06 A0 A1
                 303
                               DFB
                                     $06,$A0,$A1
FGA2: A2 A3 A4
                 304
                                     $A2,$A3,$A4
                               DF B
F3A5 A5 07 08
                 305
                               DFB
                                     $A5,$07,$08
F3A8 AB A9 AA
                                     $AB,$A9,$AA
                 306
                               DFB
FBAB. 09 OA OB
                 307
                               DFB
                                     $09,$0A,$0B
FBAELOC OD BO
                 308
                               DFB
                                     $00,$0D,$B0
F3B1 B1 OE OF
                 309
                               DFB
                                     $B1,$0E,$0F
F3B4: 10 11 12
                                     $10,$11,$12
                 310
                               DFB
F3B7: 13 B8 14
                 311
                               DFB
                                     $13,$B8,$14
F3BA: 15 16 17
                               I)FB
                                     $15, $16, $17
                 312
F38D: 18 19 1A
                               DFB
                                     $18,$19,$1A
                 313
                                     $CO,$C1,$C2
F300 C0 C1 C2
                               DEB
                 314
F303: C3 04 05
                 315
                               DEB
                                     $03,$04,$05
                                     $05, $07, $08
F306.06 07 08
                 315
                               DFB
F309: 09 CA 1B
                 317
                               DFB
                                     $09, $CA, $1B
F300:00 10 1D
                 318
                               DFB
                                     $CC,$1C,$1D
F3CF: 1E DO D1
                 319
                               DFB
                                     $1E,$DO,$D1
F3D2 D2 1F D4
                 320
                               DFB
                                     $DE, $1F, $D4
F3D5: D5 20 21
                 321
                               DFB
                                     $D5,$20,$21
F3D8: D8 22 23
                               DEB
                                     $DB, $22, $23
                 322
F3DB: 24 25 26
                 323
                               DFB
                                     $24, $25, $26
F3DE: 27 28 E0
                 324
                               DFB
                                     $27,$28,$EQ
                               DFB
                                     $E1, $E2, $E3
F3E1: E1 E2 E3
                 325
                                     事日4,事29,事2系
F3E4: E4 29 2A
                 326
                               DFB
                                     $20,$E8,$20
F3E7: 2B E8 20
                 327
                               DFB
                               DFB
F3EA: 2D 2E 2F
                                     $20,$2E,$2F
                 328
F3ED: 30 31
            32
                 329
                               DF B
                                     $30,$31,$32
F3F0: F0 F1 33
                 330
                               DEB
                                     $F0, $F1, $33
F3F3: 34 35 36
                               DFB
                                     $34,$35,$36
                 331
F3F4, 37 38 F8
                                     $37,$38,$FB
                 332
                               DF B
F3F9: 39 3A 3B
                 333
                               DFB
                                     $39,$3A,$3B
F3F0:30 3D 3E
                 334
                               DFB
                                     $30,$3D,$3E
F3FF: 3F
                 335
                               DFB
                                     $3F
                 337 ***************
F400:
                 338 *
F400:
                 339 *
                        FAST SEEK SUBROUTINE
F400:
                 340 *
                                              뫈
F400:
                 341 ***************
F400:
                 342 *
F400:
                 343 *
                         ---- ON ENTRY ----
F400:
                                              ¥
                 344 *
F400:
                 345 *
                        X-REG HOLDS SLOTNUM
F400:
                 346 *
                               7 IMES $10.
F400:
                 347 *
                                              ×
F400:
                        A-REG HOLDS DESIRED
                                              ¥
                 348 *
F400:
                 349 *
                               HALFTRACK.
F400:
                 350 *
                               (SINGLE PHASE)
F400:
                 351 *
F400:
                 352 *
                        CURTRK HOLDS CURRENT
                                              ¥
F400:
                                              ¥
                 353 *
                                HALFTRACK.
F400:
                                              ×
                 354 *
F400:
                         ---- ON EXIT ----
                                              ¥
                 355 *
F400:
                                              #
                 356 *
F400:
                 357 *
                        A-REG UNCERTAIN.
                                              괖
F400:
                 358 *
                        Y-REG UNCERTAIN.
F400:
                 359 *
                        X-REG UNDISTURBED.
F400:
                                              ¥
                 360 *
F400:
                        CURTRK AND TRKN HOLD
                                              ¥
                 361 *
F400:
                            FINAL HALFTRACK.
                 362 *
F400:
```

```
290
```

```
363 *
F400:
                       PRIOR HOLDS PRIOR
                364 *
F400:
                365 *
                        HALFTRACK IF SEEK
F400:
                366 *
                         WAS REQUIRED.
F400:
F400:
                367 *
                      MONTIMEL AND MONTIMEH *
F400:
                368 *
                        ARE INCREMENTED BY
                369 *
F400:
F400:
                370 *
                         THE NUMBER OF
                371 *
                         100 USEC QUANTUMS
F400:
                                               *
                         REQUIRED BY SEEK
                372 *
                                               삵
F400:
                373 *
                         FOR MOTOR ON TIME
F400:
                374 *
                        OVERLAP.
F400:
                375 *
F400:
                376 * --- VARIABLES USED ---
F400:
                377 *
F400:
                378 * CURTRK, TRKN, COUNT,
F400:
                379 *
                        PRIOR, SLOTTEMP
F400:
                380 *
                         MONTIMEL, MONTIMEH *
F400:
                381 *
                                               ¥.
F400:
                382 *************
                                          SAVE TARGET TRACK
                383 SEEK STA TRKN
384 CMP CURTRK
F400:85 9E
                                             ON DESIRED TRACK?
                                  CURTRK
F402: C5 8C
                384
                            BEQ SETPHASE / YES, ENERGIZE PHASE AND RETURN
F404: F0 42
                385
                            LDA #$0
F406: A9 00
                386
F408:85 95
                            STA TRKCNT
                                            ; HALFTRACK COUNT.
                387
                                           ; SAVE CURTRK FOR
                388 SEEKS
F40A: A5 BC
                           LDA CURTRK
                            STA PRIOR
                                            ; DELAYED TURNOFF.
F40C:85 9D
                389
                390
                            SEC
F40E: 38
                                  TRKN
                                            ; DELTA-TRACKS.
F40F: E5 9E
                391
                            SBC
                            BEQ SEEKEND ; BR IF CURTRK=DESTINATION
F411:F0 31
                392
                            BCS OUT
                                            (MOVE OUT, NOT IN)
                393
F413: BO 06
                                           CALC TRKS TO GO.
F415: 49 FF
                394
                            EOR ##FF --
F417/E6 8C
                395
                            INC CURTRK
                                          INCR CURRENT TRACK (IN)
F419:90 04
                            BCC MINTST (ALWAYS TAKEN).
                396
                                           CALC TRKS TO GO.
DECR CURRENT TRACK (OUT)
                397 001
                                #$FE
F41B: 69 FE
                            ADC
                398
                            DEC
                                 CURTRK
F41D C6 8C
F41F C5 95
                399 MINTET
                           CMP
                                 TRKCNT
F421:90 02
                400
                            BCC MAXTST
                                            AND 'TRKS MOVED'
                401
                                 TRKCNT
F423: A5 95
                            LDA
                                #$9
                           CMP
F425: 09-09
                402 MAXTST
F427: BO 02
                403
                            BCS STEP2
                                        JE TRECHIES LEAVE Y ALCHE (Y=$8)
                                           FELSE SET ACCELERATION INDEX IN Y
F429: A8
                404 STEP
                            TAY
F42A: 38
                405
                            SEC
                            JSR SETPHASE
                406 STEP2
F42B: 20 48 F4
                            LDA ONTABLE, Y ; FOR 'ONTINE'.
F42E: B9 67 F4
                407
F431: 20 56 F4
                408
                            JSR MSWAIT
                                           (100 USEC INTERVALS)
F434 A5 9D
                409
                            LDA PRIOR
                                            FOR PHASEOFF
F436, 18
                410
                            CLC
                           USR CLRPHASE TURN OFF PRIOR PHASE
LDA OFFTABLE, Y THEN WAIT (OFFTIME).
USR MSWAIT (100 USEC INTERVALS)
INC. TRECHT. (TRACKE MOUER). COUNT
F437, 20, 4A, F4
                411
F43A B9 70 F4
                412
F43D: 20 56 F4
                413
F440: E6 95
               414
                                 TRKCNT
                                           'TRACKS MOVED' COUNT.
                            TNC
F442 DO C6
                                           (ALWAYS TAKEN)
               415
                            BNE SEEK2
F444 20 56 F4
                416 SEEKEND USR MSWAIT
                                          ; SETTLE 25 MSEC
F447 18
                                           SET FOR PHASE OFF
                417
                            CL.C
F448: A5 80
                418 SETPHASE LDA CURTRK
                                           GET CURRENT TRACK
                419 CLRPHASE AND #3
                                           MASK FOR 1 OF 4 PHASES
F44A: 29 03
F-14C: 2A
                420
                          ROL A
                                           DOUBLE FOR PHASEON/OFF INDEX
ESAD OU 91
                421
                            ORA
                                 LBSLOT
F44F, AA
                422
                            TAX
                            LDA PHASEOFF, X ; TURN ON/OFF ONE PHASE
F450 BD 80 CO
                423
                                IBSLOT
F453: A6 81
               424
                            LDX
                                          RESTORE X-REG
               425 SEEKRTS RTS
                                           : AND RETURN
F455: 60
                427 **************
F4560
F456.
               428 *
               429 *
                        MSWALT SUBROUTINE
                                                    ¥
F456
野海洋药
                430 8
```

```
49
                                                                                                                      50
F. 45 &
                                   · 在我们一次是这个人的意思的人们的人们的人们的人们的人们的人们
F456:
                                      4'32 *
F456
                                      433 *
                                                       DELAYS A SPECIFIED
F456
                                      434 *
                                                       NUMBER OF 100 USEC
1 4365
                                      47 - 15 pr
                                                         INTERVALS FOR NOTOF
                                                                                                               ý.
1.450
                                      436 8
                                                         ON TIMING
4 . A . E. C.
                                      437 A
F 456
                                                        ---- ON ENTRY -----
                                      438 ×
F456
                                      439 4
F 456
                                      440 * A-REG HOLDS NUMBER
1-41-6
                                                                      OF 100 USEC
                                      1-11
 1.1
                                      442 *
                                                                      INTERVALS TO
                                      443 4
5 155
                                                                      DELAY
                                      444 4
F456
F-156:
                                      445 *
                                                          ---- ON FKIT ----
F456
                                      446 *
                                      4 . . . . . .
李林400000
                                                     A-REG HOLDS 400
                                      448 :
                                                       × HEG HOLLES ≇CO
                                      334 8
                                                       Y HEG UNLHAMORE
1.300
                                      450 *
                                                       CARRY SET
FARMA
                                      451 *
                                      4 🖫 🛪
8-3-5-5
                                                      MONTIMEL MONTIMEN
                                     T_{\mathbf{r}}^{i} \geq \mathbb{I}_{\mathbb{R}^{d}} = \mathbf{p}^{i}
1 - 5 - 5 - 5
                                                       APPENDING BY FOR CHEER A
                                                         CHARLETTER TO THE PROPERTY OF
1 3 3 3 4
                                      4:34 %
43 mm x
                                                         FOR MORRISON TIMELS ...
.....
                                      455 0
1435
                                      457 8
                                                         --- ASSUMES ----
F 45 50
                                      4 일일 #
Colored State
                                      40.2
                                                         . USEC CHOLY TIME
1000
                                      3-6-3
 4.15
                                      · [1] · [1] · [1] · [2] · [2] · [3] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4] · [4]
F456, A2 11
                                     ASS MOUST LDX ##11
11458, CA
                                    483 MSU1
                                                                                                         DELAY HE USEC
                                                                 DEX
FRISH DO FD
                                    4 - 4
                                                                    BNE MEWI
                                                                   INC
5458 E.S. 99
                                     465
                                                                               MONFLIME
0450 PG 33
                                     4 30
                                                                   FARE COLLE
                                                                                                         PUBLICE DYTE
ENTER ES HA
                                   4.0
                                                                   1
                                                                              THEFT THEFT
                                                                                                             HILLSCHENT
                                                                   SEC
F451,38
                                     453 M542
11452 E9 01
                                                                                                       DONE IN INTERVALS!
                                      36.49
                                                                    SBC
                                                                               林本子
                                     479
                                                                   BNE MEWAIT
F464 DO FO
                                                                                                       (AHREG COUNTS)
                                                                   RIGHT
1 300 60
                                     471
                                     472 a
f(A_{ij}, Y)
                                   474 ***************
F467:
                                     475 *
F467:
                                                       PHASE ON-, OFF-TIME
F467
                                      476 *
F467:
                                      477 *
                                                       TABLES IN 100-USEC
                                                        INTERVALS. (SEEK)
F467:
                                      478 *
F467:
                                      479 *
                                      480 *************
F467:
F467:01 30 28
                                     481 ONTABLE DFB 1, $30, $28
F46A 24 20 1E
                                     482
                                                                   DFB $24,$20,$1E
                                     483
F46D: 1D 1C 1C
                                                                   DFB $1D,$1C,$1C
                                     484 OFFTABLE DFB $70, $20, $26
F470:70 20 26
F473 22 1F 1E
                                      485
                                                                   DEB
                                                                                $22,$1F,$1E
F476: 1D 1C 1C
                                      486
                                                                   DFB
                                                                                $1D,$1C,$1C
```

```
F479:86 83
                   488 BLOCKIO STX
                                        IBTRK
F47B: A0 05
                   489
                                  LDY
                                        #$5
                   490
F47D: 48
                                  PHA
F47E: GA
                   491 TRKSEC
                                  ASL
                                        Α
                   492
F47F: 25 83
                                        IBTRK
                                  ROL.
                   493
F481:88
                                  DEY
                                  BME
F482: DO FA
                   494
                                        TRKSEC
                   495
                                  PLA
F484: 68
F485: 29 07
                   496
                                  AND
                                        井事フ
F487: A8
                   497
                                  TAY
F488 B9 A0 F4
                   498
                                  LDA
                                        SECTABL, Y
F48B: 85 84
                   499
                                  STA
                                        IBSECT
F48D: 20 00 F0
                   500
                                  JSR
                                        REGRUTS
                                BCS
F490: B0 OB
                                        GUIT
                   501
                                        IBBUFF+1
F492: E6 86
                   502
                                  INC
F494: E6 84
                   503
                                  INC
                                        IBSECT
                               INC
F496: E6 84
                   504
                                        IBSECT
F498: 20 00 F0
                                  JSR
                   505
                                        REGRUTS
F49B: C6 86
                   506
                                  DEC
                                        IBBUFP+1
F49D: A5 88
                   507 QUIT
                                  LDA IBSTAT
F49F: 60
                   508
                                  RTS
F4A0:
                   509 *
F4A0:
                   510 SECTABL EQU
                   511
                                  DFD
'F4A0:00 04 08
                                        $0,$4,$8
F4A3: 00 01 05
                   512
                                  DFB
                                        $0, $1, $5
F4A6: 09 0D
                   513
                                  DFB
                                        $9,$D
F4AS
                   514 *
F4A8:
               516 * * * * * * * * * * * *
F4A8:
               517 *
                       JOYSTICK READ ROUTINE
               518 *
               519 *
F. JAR.
               520 * * * * * * * * * * * * * * *
F4A8
               521 * ENTRY ACC= COUNT DOWN HIGH *
F4A8.
               522 *
                            X&Y= DON'T CARE
F448:
               523 *
FAA8.
               524 ×
                     FIXIT
                           ACC= TIMER HIGH BYTE *
                            Y= TIMER LOW BYTE.
               525 *
F-4A8.
                            CARRY CLEAR
F4A8
               526 *
               527 *
F4A8:
F4AB
               528 *
                      IF CARRY SET, ROUTINE
               529. * . . 530 *
                         WAS INTERUPTED &
F 4A8:
F4A8
                        ACC & Y ARE INVALID
               531 * * * * * * * * * * * * * * * *
F4A8
               532 *
F4AB:
               533 TIMLATCH EQU $FFD9
FFD9
               534 TIMER1L EQU $FFDB
FFDO
               535 TIMERIH EQU
                               $FFD9
0066
               536 JOYRDY
                          EQU
                                $0066
F4AS
               537 #
                                        CARRY SHOULD BE SET!
F4A8
               538 ANALOG EQU
                               -25-
F4A8.8D D9 FF
                               TIMLATCH
                                          START THE TIMER!
               539
                           STA
F4AB: AD EF FF
               540 ANLUGI
                          L.DA
                               INTERUPT
F4AE: 2D 65 CO
                                JOYRDY
                                          WALT FOR ONE OR THE OTHER TO GO LOW
               541
                           AND
F481 30 FS
               542
                           BITI
                                ANLOG1
F4B3 AD 66 CO
               543
                                JOYRDY
                                          WAY IT REALLY THE JOYSTICK?
                          LDA
F485 30 00
               544
                           BMI
                                GOODTIME
                                          NOPE, FORGET IT.
                                          TIME'S A SLIP SLIDIN AWAY
F4B8: 18
               545
                          CLC
F4B9 AD D9 FF
               546
                               TIMER1H
                                         ; NOW, WHAT TIME IS IT?
                          LDA
F4BC AC D8 FF
               547
                          LDY
                               TIMERIL
F48F 10 03
F4C1 AD D9 EF
               548
                          BPL.
                                GOODTIME
                                          TIME WAS VALID!
               549
                          LDA
                                TIMER1H
                                          HI BYTE CHANGED
F4C4 60
               550 GOODTIME RTS
*** SUCCESSFUL ASSEMBLY: NO ERRORS
```

		53						54		
FOE9	ALDONE 1		FORIO	ALLOONE		F119	ALLOFF		?F4A8	ANALOG
F4AB	ANLDG1		2F479	BLOCKTO		9B	BUF		F12D	CHKDRV1
F12B	CHKDRV		F13D	CKDRTS		96	CKSUM		F44A	CLRPHASE
F050	CONWAIT		FOCZ	CORRECTSECT	-	?FOBF	CORRECTVOL	_	95	COUNT
97	CSSTV		97	CSUM1		89	CSUM		80	CURTRK
F300	DNIBL		F031	DRIVSEL		C08A	DRVOEN		85	DRVOTRK
?CO8B	DRV1EN			DRVERR		F13E	DRYINDX		F03D	DRVWAIT
EO	DVMOT		FFDF	ENVIRON		9F	ENYTEMP		?F0A0	GDCAL1
?FOA1	GDCAL		F4C4	GOODTIME		?F116	GOSEEK		F1BA	GOSERV
	HNDLERR		80	HRDERRS		85	IBBUFF		87	IBCMD
82	IBDERR		82	IBDRVN		80	IBNODRV		? 83	IBRERR
84	IBSECT		81	IBSLOT		89	IBSMOD		88	IBSTAT
83	IBTRK		81	IBWPER		88	IMASK		FFEF	INTERUPT
8A	IOBPDN		0066	JOYRDY		95	LAST		F425	MAXTST
F41F	MINTST		9A	MONTIMEH		99	MONTIMEL		FO4E	MOTOF
0088	MOTOROFF		0089	MOTORON		F458	MSW1		F461	MSW2
F456	MSWAIT		F105	MYSEEK		0500	NDUF1			NBUF2
F355	NIBL			NODRIVERR			NOINTR1		FOF3	NOINTR2
	NOWRITE		F11B	NXOFF			OFFTABLE		F044	OK
80	ONEMEG			ONTABLE		F41B	DUT			PHASEOFF
20081	PHASEON		20081	PHASON		20080	PHSOFF			PNIBL1
F322	PNIBL2			POST1		F338	FOST2			POSTERR
F311	POSTNIB16		FRCA	PRENIB1		F206	PRENIB16			PRENIB2
F2E4	PRENIB3			PRENIB4		9D	PRIOR		аво̀о	06H
COBC	961		COSF	Q7H		COBE			F49D	QUIT
F14D	RD1		F157	RD2		F162	RD3		F16B	
F17E	RD5A		F17D	RD5		F192	RD6		F1A5	RD7
FIAF	RDS		F108	RDA1		F1D2	RDAZ		F1DD	RDAG
FIEA	RDA4		F1F2	RDA5		F204	RDA6		F20E	RDA7
F1BD	RDADR16		F1E8	RDAFLD		F1CD	RDASN1		F1C1	RDASYN
F19D	RDCKSUM		F1B8	RDERR		F217	RDEXIT		FOA7	RDRIGHT
F148	READ16		F000	REGRWTS		93	RETRYCHT		F152	RSYNC1
F14A	RSYNC		FOBB	RTTRK		F4A0	SECTABL		98	SECT
?F106	SEEK1		F40A	SEEKS		94	SEEKCNT		F400	SEEK
F444	SEEKEND		PF 455	SEEKRTS		F2B3	SERVICE		F340	SET1MEG
F448	SETPHASE		F125	SETTRK		F354	SEY		F42B	STEP2
?F429	STEP		97	TEMP		FFD9	TIMER1H		FFD8	TIMER1L
FFD9	TIMLATCH		99	TRACK		95	TRKCNT			TRKN
99	TRKN1		F47E	TRKSEC		F086	TRYADR2		F07F	TRYADR
FO7B	TRYTRK2		F065	TRYTRK			TWOMEG			VOLUME
F256	VRYFRST		F271	WDATAZ			EATAGW			WEXIT
F24E	WINTRFT		F26A	WMIDLE		?F2BF	WNIBL			WNIBL7
FRBC	WNIBL9			WNTRPT1		F295	WRCKSUM			WRITE16
FOF9	WRIT		?F223	WRT1		F258	WRTFRST		F230	WSYNC
	TWOMEG		80	IBNODRV		80.	HRDERRS			DNEMEG
	IBSLOT		81	IBWPER		85	IBDERR		82	IBDRVN
	IBRERR			IBTRK		84	IBSECT			DRVOTRK
	IBBUFP			IBCMD		88	IBSTAT			CSUM
89	IBSMOD		8A	IOBPDN		8B .	IMASK		8C	CURTRK
	RETRYCHT			SEEKCNT			LAST		95	TRKCNT
	COUNT			CKSUM			CSSTV			CSUM1
	TEMP			SECT			MONTIMEL			TRKN1
	TRACK			MONTIMEH			VOLUME			BUF
	PRIOR			TRKN			ENVTEMP			DVMOT
	NBUF 1			NBUF2			JOYRDY			PHSOFF
	PHASEOFF			PHASON			PHASEON			MOTOROFF
	MOTORON			DRVOEN			DRV1EN		COSC	
COSD			COSE	•		COBF	the state of the s			REGRWTS
	DRIVSEL			DRVWAIT		F044				MOTOF
	CONWAIT			NODR I VERR			TRYTRK			TRYTRK2
7F0A1	TRYADR			TRYADR2 RDRIGHT			NOINTR1			GOCAL1
	CORRECTSECT			ALLDONE			RTTRK			CORRECTVOL
	ALDONE1			NOINTR2			DRVERR			HNDLERR
7F106				GOSEEK		F0F9	ALLOFF			MYSEEK NXOFF
	SETTRK			CHKDRV			CHKDRV1			CKDRTS ·
· · · · · · · · · · · · · · · · · · ·							WITE SMITT Y &			CHUNIC

```
55
                                                                                                                                                                                                                                                                                                                                                                56
F13E DRVINDX F148 READ16 F14A RSYNC F14D RD1 F152 RSYNC1 F157 RD2 F162 RD3 F16B RD4 F17D RD5 F17E RD5A F192 RD6 F19D RDCKSUM F1A5 RD7 F1AF RD8 F1B8 RDERR F1BA GOSERV F1BD RDAR16 F1C1 RDASYN F1C8 RDA1 F1CD RDASN1 F1D2 RDA2 F1DD RDA3 F1E8 RDAFLD F1EA RDA4 F1F2 RDA5 F204 RDA6 F20E RDA7 F217 RDEXIT F218 WEXIT F219 WRITE16 ?F223 WRT1 F230 WSYNC F24E WINTRPT F256 VRYFRST F258 WRTFRST F257 WNTRPT1 F26A WMIDLE F271 WDATA2 F281 WDATA3 F295 WRCKSUM F2AC NOWRITE F283 SERVICE F281 WDATA3 F295 WRCKSUM F2AC NOWRITE F283 SERVICE F280 WNIBL F264 PRENIB3 F2E7 PRENIB2 F2F8 PRENIB4 F300 DNIBL F311 POSTNIB16 F315 PNIBL1 F322 PNIBL2 F336 POST1 F338 POST2 F34C POSTERR F34C SETIMEG F354 SEV F355 NIBL F400 SEEK F400 SEEK F400 SEEK2 F41B OUT F41F MINTST F425 MAXTST 7F429 STEP F42B STEP2 F444 SEEKEND F456 MSWAIT F461 MSW2 F457 SEEKRTS F456 MSWAIT F479 BLOCKIO F47E TRKSEC F49D QUIT F4A0 SECTABL F7479 BLOCKIO F47E TRKSEC F49D QUIT F4A0 SECTABL FFD9 TIMLATCH FFD9 TIMLA
          F13E DRVINDX F148 READ16 F14A RSYNC
                                                                                                                                                                                                                                                                                                                                                                             F14D RD1
        0000:
                                                                                                           5 %
                                                                                                           & *DECEMBER 19,1979
   7 * BY
                                                                      32 GRMD EQU $C050
33 TXTMD EQU $C051
34 ADTO EQU $C066
35 DISKOFF EQU $C0D0
36 ACTAST EQU $C0F1
37 ACTACM EQU $C0F2
38 ACTACN EQU $C0F3
       CO51:
       CO66:
       cono
       COF1:
       COF2:
       COF3:
                                                                              39 SLT1 EGU $C100
40 SLT2 EGU $C200
41 SLT3 EGU $C300
42 SLT4 EGU $C400
43 EXPROM EGU $CFFF
44 ZPREG EGU $FFD
       0100:
       0200:
       0300:
       CFFF:
      FFDO:
```

45 SYSD1 EQU #FFDF

FFDF:

```
4,383,296
                                                         58
                  57
EFD2:
                46 SYSD2
                           EGU
                                $FFD2
                47 SYSDG
FED3:
                          EQU #FFD3
FFEO:
                48 SYSEO
                          EQU SFFEO
                49 BNKSW
FFEF:
                          EQU SFFEF
                           EQU #FFE2
FFE2:
                50 SYSE2
                51 SYSE3
FFE3:
                           EQU #FC25
FC25:
                52 COUT
                53 CROUT1 EQU $FD07
FDO7:
FDOF:
                54 KEYIN
                           EQU $FDOF
                55 SETCVH EQU $FBC7
FBC7:
FD98:
                56 CLDSTRT EQU $FD98
                57 SETUP EQU
FD9D:
                                $FD9D
                58 MONITOR EQU $F901
F901:
                59 *
0000:
---- NEXT OBJECT FILE NAME IS DIAG. OBJ
F4C5:
                60
                            ORG $F4C5
                61 RAMTBL DFB $0,$B1,$B2,$BA,$B9,$10,$0,$13
F4C5: 00 B1 B2
F4C8: BA B9 10
F4CB: 00 13
                62 CHPG
                            EQU
F4CD:
F4CD: 52 41 CD
                            DCI
                                 'RAM'
                63
F4D0: 52 4F CD
                64
                            DOI
                                 'ROM'
F4D3: 56 49 C1
                65
                            DCI
                                 'VIA'
F4D6: 41 43 49
                            DCI
                                 'ACIA'
                66
F4D9: C1
F4DA: 41 2F C4
                67
                                 'A/D'
                            DCI
F4DD: 44 49 41
                68
                            DCI
                                 'DIAGNOSTIC'
F4E0: 47 4E 4F
F4E3: 53 54 49
F4E6: C3
                69
                                 12P
F4E7: 5A DO
                            DCI
F4E9: 52 45 54
                70
                            DCI
                                 'RETRY'
F4EC: 52 D9
F4EE:
                71 *
                72 * SETUP SYSTEM
F4EE:
F4EE:
                73 *
F4EE:
                74 *
                75
                                 #$52+ROM TURN OFF SCREEN, SET 2MHZ SPEED
F4EE: A9 53
                           LDA
                76
                                 SYSD1
F4F0: 8D DF FF
                                           AND RUN OFF ROM
                           STA
                77
                                           SET BANK SWITCH TO ZERO
F4F3: A2 00
                           LDX
                                 #$00
                78
F4F5: 8E EO FF
                            STX
                                SYSEO
                79
F4F8: BE EF FF
                           STX
                                BNKSW
F4FB: 8E DO FF
                80
                                ZPREG
                                           AND SET ZERO PAGE SAME
                            STX
F4FE: CA
                81
                            DEX
F4FF: 8E D2 FF
                                          PROGRAM, DDR'S
                82
                           STX
                                SYSD2
F502:8E D3 FF
                83
                            STX
                                SYSD3
F505; 9A
                84
                            TXS
                85
F506: E8
                           INX
F507: A9 OF
                පද
                            LDA
                                #$0F
                                SYSE3
F509:8D E3 FF
                87
                           STA
F50C: A9 3F
                88
                           LDA
                                #$3F
FSOE: BD E2 FF
                ପ୍ରଦ
                           STA
                                SYSE2
F511: A0 06
                90
                           LDY
                                #$06
F513: B9 DO CO
                91 DISK1
                           LDA
                                DISKOFF, Y
                92
F516:88
                            DEY
F517:88
                93
                            DEY
F518: 10 F9
                94
                            BPL
                                DISK1
F51A: AD 08 CO
                95
                                KEYBD
                            LDA
F51D; 29 04
                96
                            AND
                                #$04
                97
F51F: DO 03
                            BNE
                                TYEXM
                98
F521:40 89 F6
                            JMP
                                 RECON
```

99 *

101 *

100 * VERIFY ZERO PAGE

F524: F524:

F524:

		3 9			60
	F524: A9 01	102 NXBYT	LDA	#\$01	ROTATE A 1 THROUGH
	F526: 95 00	103 NXBIT	STA	ZRPG, X	EACH BIT IN THE O PG
	F528: D5 00	104	CMP		TO COMPLETELY TEST
	F52A: DO FE	105 NOGOOD		NOGOOD	
	F520: 0A				THE PAGE, HANG IF NOGOOD.
		106	ASL	Α	TRY NEXT BIT OF BYTE
	F52D: DO F7	107	BNE	NXBIT	UNTIL BYTE IS ZERO.
	F52F: E8	108	INX		CONTINUE UNTIL PAGE
	F530: DO F2	109	BNE	NXBYT	IS DONE.
	F532:	110 *			
	F532: 8A	111 CNTWR	TXA		PUSH A DIFFERENT
	F533: 48	112	PHA		BYTE ONTO THE
	F534: E8	113	INX	•	STACK UNTIL ALL
	F535: DO FB	114	BNE	CNTWR	STCK BYTES ARE FULL.
	F537: CA	115	DEX.		THEN PULL THEM
	F538:86 18	116	STX	PTRLO	OFF AND COMPARE TO
	F53A: 68	117 PULBT	PLA		THE COUNTER GOING
	F53B: C5 18	118	CMP	PTRLO	BACKWARDS. HANG IF
	F53D: DO EB	119			
			BNE	NOGOOD	THEY DON'T AGREE.
	F53F: C6 18	120	DEC	PTRLO	GET NEXT COUNTER BYTE
	F541: DO F7	121	BNE	PULBT	CONTINUE UNTIL STACK
	F543: 68	122	PLA		IS DONE TEST LAST BYTE
	F544: DO E4	123	BNE	NOGOOD	AGAINST ZERO.
	F546:	124 *			• • • • • • • • • • • • • • • • • • •
	F546:	125 * SIZE	THE M	FMORY	
	F546:	126 *			
	F546: A2 08		LINV	##A0	TEDO THE DATES HOED TO DISSUANCE
		127	LDX		ZERO THE BYTES USED TO DISPLAY
	F548: 95 10	128 NOMEM	STA	ZRPG1.X	THE BAD RAM LOCATIONS
	F54A: CA	129	DEX		EACH BYTE= A CAS LINE
	F54B:10 FB	130	BPL	NOMEN	ON THE SARA BOARD.
	F54D:	131 *			
	F54D: A2 02	132	LDX	#\$02	STARTING AT PAGE 2
	F54F: 86 19	133 NMEM1	STX		TEST THE LAST BYTE
	F551: A9 00	134	LDA		IN EACH MEM PAGE TO
	F553: AO FF	135	LDY	#\$FF	SEE IF THE CHIPS ARE
	F555: 91 18	136	STA		THERE. (AVOID 0 % STK PAGES)
	F557: D1 18	137	CMP		CAN THE DYTE BE O'D?
	F559:F0 07	138	BEG	NMEMS .	
	F55B:20 48 F7	139	JSR	RAM	NO, FIND WHICH CAS IT IS.
	F55E: 94 10	140	STY	ZRPG1, X	SET CORRES. BYTE TO FF
	F560: A6 19	141	LDX	PTRHI	RESTORE X REGISTER
	F562: E8	142 NMEM2	INX		AND INCREMENT TO NEXT
	F563: E0 C0	143	CPX	#\$CQ	PAGE UNTIL I/O IS REACHED.
	F565: DO EB	144	BNE	NMEM1	THEE DIVITE 170 13 REMORES.
					and there I had been been been and make the T had been "And the
	F567: A2 20	145	LDX		THEN RESET TO PAGE 20
	F569: EE EF FF		INC	BNKSW	AND GOTO NEXT BANK TO
	F56C: AD EF FF		LDA	BNKSW	CONTINUE (MASK INPUTS
	F56F:29 OF	148	AND	#\$OF	FROM BANKSWITCH TO SEE
	F571: C9 03	149	CMP	#\$03	WHAT SWITCH IS SET TO)
	F573: DO DA	150	BNE	NMEM1	CONTINUE UNTIL BANK '3'
	F575:	151 *			
	F575:	152 * SETUP	SCRE	EN	
	F575:20 9D FD	153 ERRLP	JSR	SETUP	CALL SCRN SETUP ROUTINE
	F578: A2 00	154	LDX	#\$00	SETUP I/O AGAIN
	-57A:8E EO FF	155	STX	SYSEO	FOR VIA TEST
	F57D: CA	156	DEX		PROGRAM DATA DIR
-	F57E:8E D2 FF	157	STX	SYSD2	REGISTERS
į	F581:8E D3 FF	158	STX	SYSD3	
	F584: A9 3F	159	L.DA		
	586:8D E2 FF	160	STA	SYSE2	
	F589: A9 OF	161			
			LDA	#\$OF	
	F58B:8D E3 FF	162	STA	SYSE3	
	F58E: A2 10	163	LDX	#\$10	HEADING OF 'DIAGNSTICS' WITH
٦	F590:20 38 F7	164	JSR	STRWT	THIS SUBROUTINE
1	F593: A2 00	165 ERRLP1		#\$00	PRINT 'RAM'
	F595:86 5D	166	STX	CV	SET CURSOR TO 2ND LINE
	597: A9 04	167	LDA	#\$04	SPACE CURSOR OUT 3
. 1	- (and the second s	i 4 1-7	" ₩ ₩ T	without purcount and the

```
61
                                                                62
                                               (X STILL=0 ON RETURN)
F599: 20 C7 FB
                    168
                                JSR SETCYH
                                     STRWT
F59C: 20 38 F7
                                JSR
                    169
                                               THE SAME SUBROUTINE
                    170
                                     #$07
                                               FOR BYTES 7 - 0 IN
                                I DX
F5A11
                    171 RAMWT1
                                EQU
                                     8
F5A1:B5 10
                    172
                                     ZRPG1.X
                                LDA
                                               DUT EACH BIT AS A
F5A3: AQ 08
                    173
                                LDY
                                     #$08
                                                " OR "1" FOR INDICATE BAD OR MISSING
                                               CHIPS SUBROUTINE 'RAM'
F5A5: 0A
                    174 RAMWT2
                                ASL.
                                     Α
                                                                               RAII
                    175
F5A6: 48
                                                SETS UP THESE BYTES
                                PHA
F5A7: A9 AE
                                               LOAD A '. ' TO ACC.
                    176
                                LDA
                                     #$AF
F5A9: 90 02
                    177
                                BCC
                                     RAMWT4
                                               LOAD A '1' TO ACC
F5AB: A9 31
                    178
                                LDA
                                     #$31
F5AD: 20 25 FC
                    179 RAMWT4
                                JSR COUT
                                               AND PRINT IT
F5B0: 68
                    180
                                PLA
                                                RESTORE BYTE
F5B1:88
                                                AND ROTATE ALL 8
                    181
                                DEY
F5B2, DO F1
                    192
                                BNE RAMWTE
                                               TIMES
F5B4 20 07 FD
                    183
                                JSR
                                     CROUTI
                                               CLEAR TO END OF LINE.
F587: CA
                                DEX
                    184
F5B8: 10 E7
                    185
                                BPi.
                                     RAMUT1
F5BA:
                    186 *
                    187 * ZPG%STK TEST
F5BA:
F5BA:
                    188 ≫
F5BA: 9A
                    189
                                TXS
F588.8C EF FF
                                     BNKSW
                    190
                                STY
F5BE: 98
                    191 ZP1
                                TYA
FSBF: 8D DO FF
                    192
                                STA
                                     ZPREG
F502:85 FF -
                    193
                               STA
                                     STKO
F504 C8
                    194
                                INY
F505, 98
                    175
                                TYA
F506,48
                                PHA
                    150
F507.68
                   197
                                PLA
F508: C8
                    198
                                INY
F509:00 20
                   199
                                     #$20
                                CPY
                                    291
F50B: DO F1
                    500
                                BNE
F50D A0 00
                                LDY
                                    #$00
                    201
F50F, 80 DO FF
                    202
                                     ZPREG
                                STY
F5D2:86 18
                    203
                                STX PTRLO
F5D4: E8
                    204 ZP2
                                INX
F505 86 19
                    205
                                STX PTRHI
F507:8A
                    206.
                                TXA
F5D8: D1 18
                                CMP (PTRLO + Y
                    207
F5DA: DO: 06
                    208
                                BNE ZP3
F5DC: EO 1F
                    209
                                CPX
                                     #$1F
F5DE. DO F4
                    210
                                     ZP2
                                BNE
F5E0: F0 05
                    211
                                BEG ROMIST
F5E2
                    212 ZP3
                                EQU
                                     ¥
                                               CHIP IS THERE, BAD ZERO AND STACK
F5E2 A2 1A
                    213
                                LDX #$1A
                                               SU PRINT 'ZP' MESSAGE
F5E4, 20 7B F7
                    214
                                USR MESSERR
                                               & SET FLAG (2MHZ MODE)
FSF7
                    215 *
F5E7:
                    216 * ROM TEST ROUTINE
F5E7:
                    217 *
F5E7 A9 00
                    218 ROMTST LDA #$00
                                               SET POINTERS TO
F5E9 A8
                    219
                                                $F000
                                TAY
                               LDX #$FO
F5EA: A2 F0
                    550
F5EC: 85 18
                    221
                                STA PTRLO
                               STX PTRHI
LDX #$FF
                                               SET X TO $FF
F5EE: 86 19
                    555
F5F0: A2 FF
                    553
                                               FOR WINDOWING I/O
                    224 ROMTST1 EOR (PTRLO), Y COMPUTE CHKSUM ON 225 CPX PTRH! EACH ROM BYTE,
F5F2 51 18
F5F4 E4 19
                                               EACH ROM BYTE,
F5F6: DO 06
                   226
                                   BNE
                                         ROMTST2
                                                      WINDOW OUT
FSF8: CO BF
                   227
                                   CPY
                                         #$BF
                                                      RANGES FFCO-FFEF
F5FA: DO 02
                   228
                                   BNE
                                         ROMTST2
F5FC: A0 EF
                   229
                                   LDY
                                         #$EF
                   230 ROMTST2 INY
F5FE: C8
F5FF: DO F1
                   231
                                         ROMTST1
                                   BNE
F601: E6 19
                   535
                                   INC
                                         PTRHI
F603: DO ED
                   233
                                   BNE
                                         ROMTST1
F605: A8
                   234
                                                       TEST ACC. FOR O
                                   TAY
F606: F0 05
                   235
                                                      YES, NEXT TEST
                                   BEQ
                                        VIATST
                   236___
F608: A2 03
                                                      PRINT 'ROM' AND
                                  LDX
                                         #$03
F60A: 20 7B F7 237
                                   JSR
                                         MESSERR
                                                      SET ERROR
F60D:
                   238 *
```

F60D:	239 * VIA T	EST ROUTINE	
F60D:	240 *		-
F60D: 18	241 VIATST	CLC	SET UP FOR ADDING BYTES
F60E: D8	242	CLD	
F60F: AD EO FF	243	LDA SYSEO	MASK OFF INPUT BITS
F612: 29 3F	244	AND #\$3F	AND STORE BYTE IN
F614:85 18	245	STA PTRLO	TEMPOR. LOCATION
F616 AD EF FF	246	LDA BNKSW	MASK OFF INPUT BITS
F619: 29 4F	247	AND #\$4F	AND ADD TO STORED
F61B: 65 18	248	ADC PTRLD	BYTE IN TEMP. LOC.
F61D: 6D DO FF	249	ADC ZPREG	ADD REMAINING
F620: 85 18	250	STA PTRLO	REGISTERS OF THE
F622: AD DF FF	251	LDA SYSD1	VIA'S
F625: 29 5F	252	AND #\$5F	(MASK THIS ONE)
F627: 65 18	253	ADC PTRLO	AND TEST
F629 6D D2 FF	254	ADC SYSD2	TO SEE
F62C 6D D3 FF	255	ADC SYSD3	IF THEY AGREE
F62F: 6D E2 FF	256	ADC SYSE2	WITH THE RESET
F632:6D E3 FF F635 C9 E1	257	ADC SYSE3	CONDITION.
F637 F0 05	258 259	CMP #\$EO+ROM	=E1?
F639 A2 06	260	BEQ ACIA	YES, NEXT TEST NO, PRINT 'VIA' MESS.
F63B 20 7B F7	261	JSR MESSERR	AND SET ERROR FLAG
F63E	262 *	VON PEDDENN	AND BET ERROR TEMP
F63E		TEST ROUTINE	
F63E	264 *	LEGI NOVIINE	and the second s
F63E. 18	265 ACIA	CLC	SETUP FOR ADDITION
F63F: A9 9F	266	LDA #\$9F	MASK INPUT BITS
F641: 2D F1 CO	267	AND ACIAST	FROM STATUS REG
F644: 6D F2 C0	268	ADC ACIACM	AND ADD DEFAULT STATES
F647: 6D F3 CO	269	ADC ACIACN	OF CONTROL AND COMMND
F64A: C9 10	270	CMP #\$10	REGS. =10?
F64C:F0 Q5	271	BEQ ATD	YES, NEXT TEST
F64E: A2 09	272	LDX #\$09	ND, 'ACIA' MESSAGE AND
F650: 20 7B F7	273	JSR MESSERR	THEN SET ERROR FLAG
F653:	274 *		
F653:	275 * A/D TE	ST ROUTINE	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
F653:	276 *		
F653: A9 CO	277 ATD	LDA #\$CO	
F655: BD DC FF	278	STA \$FFDC	
F658: AD 5A CO	279	LDA PDLEN+2	
F65B: AD 5E CO	580	LDA PDLEN+6	
F65E: AD 5C CO	281	LDA PDLEN+4	المراجع المنظور المواجع المساوع المراجع يواجع
F661: A0 20	282 283 ADCTST1		LIAIT EOR AO HOEC
F663:88 F66 4:D0 FD	284 BNE		WAIT FOR 40 USEC
F666: AD 5D CO	285 LD4		D RAMP
F669 CB	286 ADCTST3 IN	COUNT	FOR CONVERSION
F66A F0 OA F66C:AD 66 CO	288 FD4		ERROR) 7 =17
F66F130 F8	289 BM1		ONTINUE
F671. 98	290 TYA	NO, M	OVE COUNT TO ACC
F672:29 E0 F674:F0 05	291 ANI 292 BEC		??
F676:	292 BEC 293 ADCERR EQU		
F676.A2 OD	294 LDX	#\$OD PRINT	'A/D' MESS
F678: 20 78 F7 F678:	295 JSR	MESSERR AND SET	FERROR FLAG
F67B:	296 * 297 * KEYBOAD P	LUGIN TEST	
F57B:	298 *		
F67B: AD 08 CO F67E: 0A	299 KEYPLUG LDA		PLUGGED IN?
CONTRACTOR	300 ASL	. A (IS LIG	SHT CUPRENT

	UJ					00	
F67F: 10 41 30)1	BPL.	SEX	PRESENTS) NO. BRAN	ICH	
F681: AD DF FF 30	5	LDA	SYSD1		FLAG SET?		
F684: 10 03 30		BPL	RECON		DE) NO, BR		
F 686: 4C 93 F5 30	transport to the second second	JMP	ERRLP1	ERROR, F	,	. Altori	• • · · · · · · · · · · · · · · · · · ·
)5 ≉	2	L. () (L. ()	2111(211)			
	6 * RECONE	TIGURE	SYSTEM				
	07 *						
	OB' RECON	EQU	*				
F689: A9 77 30		LDA	#\$77	TURN ON	SCREEN		
	ĬŎ	STA	SYSD1				
F68E 20 98 Ft 31		JSR	CLDSTRT	INITIAL	ZE MONITOR	AND DEFAUL	T CHARACTER
F691: A9 10 31		LDA	#\$10		"APPLE 1"		SET
	13	AND	KEYBD	123, 13,			
F696: D0 09 31		BNE	BOOT	NO. DO R	EGULAR BOO	T.	
F698: 20 10 CO 31		BIT	KBDSTRB	CLEAR KE		•	
F69B AD 50 CG 31		L DA	GRMD	O C.C. File	. 1 2 21 11 12		
F69E 20 01 F9 31		JSR	MONITOR	AND NEVE	R COME BAC	κ .	
	B BOOT	L.D.X	#1	READ BLC		•••	
F6A3: B6 87 31		STX	IBCMD	rens sec			
F6A5: CA 32		DEX	100110				
F6A6: 86 85 32		STX	IBBUFP	INTO RAM	AT \$A000		
F6A8 A9 A0 32		LDA	#\$A0		1111 471555		
F6AA 85 86 35		STA	IBBUFP+1				•
FSAC 4A 3E		LSR	A	, FOR TRA	CK BO		
F6AD 85 91 32		STA	PREVIRK		RECALIBRAT	e ron:	•
F6AF:8A 32		TXA	I WENTER	HUNC 11	RECHEIDRA	L 100.	
F6B0: 20 79 F4 32		JSR	BLOCKIO				
The second secon				TE DESIGN	CHACECTER	DO 17 UD	
		BCC	GOBOOT	IL ME AE	SUCCEEDED	· DO II. OF	
		LDx	#\$10	4 F1 F 75 F1 1 1 7 1			
F6B7: 20 38 F7 33		JSR	STRNT	'RETRYT'			
F6BA: 20 OF FD 33		JSR	KEYIN				
F6BD: BO E2 33		BCS	BOOT				
	33 COBOOT	JMP	\$A000	, GO 10 1	T FOOL		
	14 + CVCTCH		10 2 c.mm				
	}5 ≠ SYSTFM 6 *	1 (5 5 (5)	C LSER				
			3475	TOVERON		• .	
F6C2 A0 7F 33	7 SEX	L.DY	#\$7F	TRYFROM	•	• .	
F602 A0 7F 33 F604 98 33	7 SEX 88 SEX1	TYA		7F TO 0	,	• .	
F6C2 A0 7F 33 F6C4 7B 33 F6C5 29 FE 33	37 SEX 38 SEX1 19	TYA AND	#\$FE	7F TO 0 ADD. =		• .	
F6C2 AO 7F 33 F6C4 98 33 F6C5: 29 FE 33 F6C7: 49 4E 34	87 SEX 88 SEX1 19	TYA AND EOR	#\$FE #\$4E	7F TO 0 ADD. = 4EOR4F?	· · · · · · · · · · · · · · · · · · ·	• •	
F6C2 AO 7F 33 F6C4 98 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC O3 34	77 SEX 88 SEX1 19 00	TYA AND	#\$FE #\$4E SEX2	7F TO 0 ADD = 4EOR4F? YES, SKP			
F6C2 AO 7F 33 F6C4 98 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC O3 34 F6C8: B9 OO CO	77 SEX 88 SEX1 19 0 1	TYA AND EDR BEG	#\$FE #\$4E SEX2 LDA K'	7F TO 0 ADD. = 4EOR4F?	NO, CONT		
F6C2 AO 7F 33 F6C4. 98 33 F6C5: 29 FE 33 F6C7. 49 4E 34 F6C9 FC 03 34 F6C8: B9 OO CO F6CE: 88	77 SEX 88 SEX1 19 00	TYA AND EDR BEG	#\$FE #\$4E SEX2	7F TO 0 ADD = 4EOR4F? YES, SKP			
F6C2 AO 7F 33 F6C4 98 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3	77 SEX 88 SEX1 19 0 1	TYA AND EDR BEG	#\$FE #\$4E SEX2 LDA K' DEY	7F TO 0 ADD = 4EOR4F? YES, SKP	NO, CONT		
F6C2 AO 7F 33 F6C4 98 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3	77 SEX 88 SEX1 19 0 1 342 343 SEX 344	TYA AND EDR BEG	#\$FE #\$4E SEX2 LDA K' DEY BNE SI	7F TO 0 ADD. = 4EOR4F? YES, SKP YBD, Y	NO CONT NXT ADD		
F6C2 AO 7F 33 F6C4 98 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FO O3 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO	77 SEX 88 SEX1 19 10 11 342 343 SEX 344 345	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA T	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD	NO, CONT NXT ADD		
F6C2 AO 7F 33 F6C4 98 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FO 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1	77 SEX 88 SEX1 19 10 342 343 SEX 344 345 346 SEX	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K DEY BNE SI LDA T LDA SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y	NO.CONT NXT ADD SET TXT EXERCSE		
F6C2 AO 7F 33 F6C4 98 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FO 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2	77 SEX 88 SEX1 19 10 342 343 SEX 344 345 346 SEX 347	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K DEY BNE SI LDA T LDA SI LDA SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y	NO. CONT NXT ADD SET TXT EXERCSE ALL		
F6C2 AO 7F 33 F6C4.78 33 F6C5:29 FE 33 F6C7.49 4E 34 F6C9 FC 03 34 F6CB:B9 OO CO F6CE:88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3	7 SEX 88 SEX1 19 0 1 342 343 SEX 344 345 346 SEX 347 348	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA T LDA SI LDA SI LDA SI LDA SI	7F TO O ADD = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT3, Y	NO.CONT NXT ADD SET TXT EXERCSE ALL SLOTS		
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4	7 SEX 88 SEX1 19 10 342 343 SEX 344 345 346 SEX 347 348 349	TYA AND EOR BEG 2	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA TI LDA SI LDA SI LDA SI LDA SI LDA SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y	NO.CONT NXT ADD SET TXT EXERCSE ALL SLOTS		
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4	7 SEX 88 SEX1 19 10 342 343 SEX 344 345 346 SEX 347 348 349	TYA AND EOR BEG 2	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA TI LDA SI LDA SI LDA SI LDA SI LDA SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y	NO.CONT NXT ADD SET TXT EXERCSE ALL SLOTS		ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7: 49 4E 34 F6C9 FO 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8	7 SEX 8 SEX1 9 0 1 342 343 SEX 344 345 346 SEX 347 348 349 350 351	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K DEY BNE SI LDA T LDA SI LDA SI LDA SI LDA SI LDA SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT2, Y LT3, Y LT4, Y	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7: 49 4E 34 F6C9 FO 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8	7 SEX 8 SEX1 9 0 1 342 343 SEX 344 345 346 SEX 347 348 349 350 351	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K DEY BNE SI LDA T LDA SI LDA SI LDA SI LDA SI LDA SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT2, Y LT3, Y LT4, Y	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FO 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E4: DO EE	342 343 SEX 344 345 346 SEX 347 348 349 350 351 352	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K DEY BNE SI LDA T LDA SI LDA SI LDA SI LDA SI LDA SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT2, Y LT3, Y LT4, Y	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E4: DO EE F6E6:	342 343 SEX 344 345 346 SEX 347 348 349 350 351 352 353 *	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA SI LDA SI LDA SI LDA SI LDA SI LDA E INY BNE SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM	NO.CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E4: DO EE F6E6:	342 343 SEX 344 345 346 SEX 347 348 349 350 351 352 353 *	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA SI LDA SI LDA SI LDA SI LDA SI LDA E INY BNE SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM	NO.CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E4: DO EE F6E6:	342 343 SEX 344 345 346 SEX 347 348 349 350 351 352 353 *	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA SI LDA SI LDA SI LDA SI LDA SI LDA E INY BNE SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM	NO.CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E4: DO EE F6E6:	342 343 SEX 344 345 346 SEX 347 348 349 350 351 352 353 *	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA SI LDA SI LDA SI LDA SI LDA SI LDA E INY BNE SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM	NO.CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FC 03 34 F6CB: B9 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E4: DO EE F6E6:	342 343 SEX 344 345 346 SEX 347 348 349 350 351 352 353 *	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA SI LDA SI LDA SI LDA SI LDA SI LDA E INY BNE SI	7F TO O ADD. = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM	NO.CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FO 03 34 F6C8: B9 OO CO F6CE: B9 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E4: DO EE F6E6: F6E6: F6E6: F6E6: F6E6: F6E8: BD DF FF	342 342 343 344 345 346 347 348 347 348 347 350 351 352 353 * 354 * R 355 *	TYA AND EOR BEG	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA	7F TO O ADD. = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM EX3 TINE \$72+ROM YSD1	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9 FO 03 34 F6C8: B9 OO CO F6CE: B8 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF F6E3: C8 F6E4: DO EE F6E6: F6E6: F6E6: F6E6: F6E6: F6E6: F6E8: BD DF FF F6EB: A9 18	342 343 SEX 343 SEX 344 345 346 SEX 347 348 347 350 351 352 353 * 354 * R 355 * 356 USRE 357 358	AND EOR BEG 2	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA	7F TO O ADD = 4EOR4F? YES, SKP YBD, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM EX3 TINE \$72+ROM YSD1 \$18	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5 29 FE 33 F6C7 49 4E 34 F6C9 FO 03 34 F6C8: B9 OO CO F6CE: B8 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF F6E3: C8 F6E4: DO EE F6E6: F6E6: F6E6: F6E6: F6E6: F6E6: F6E8: A9 73 F6EB: A9 18 F6ED: BD DO FF	342 342 343 344 345 346 347 348 347 348 347 350 351 352 353 * 354 * R 355 * 356 USRE 357 358	AM TE	##FE ##4E SEX2 LDA K' DEY BNE SI LDA SI LDA SI LDA SI LDA E INY BNE SI EST ROU' (LDA #: STA S' LDA #: STA ZF	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM EX3 TINE \$72+ROM YSD1 \$18 PREG	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5: 29 FE 33 F6C7 49 4E 34 F6C9: B9 OO CO F6CE: B9 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF F6E3: C8 F6E4: DO EE F6E6: F6E6: F6E6: F6E6: F6E6: F6E6: F6E8: A9 73 F6EB: A9 18 F6ED: BD DO FF F6ED: BD DO FF F6FO: A9 OO	342 342 343 344 345 346 347 348 347 348 347 350 351 352 353 * 354 * R 355 * 356 USRE 357 358 359 360	AM TE	##FE ##4E SEX2 LDA K' DEY BNE SI LDA SI LDA SI LDA SI LDA E INY BNE SI EST ROU' (LDA #: STA S' LDA #: STA ZF LDA #:	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM EX3 TINE \$72+ROM YSD1 \$18 PREG \$00	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F F6C4 78 F6C4 78 F6C5 29 FE F6C7 49 4E F6C9 FO O3 F6C8: B9 OO CO F6CE: B8 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF F6E3: C8 F6E4: DO EE F6E6: F6E6 F6E7: A9 T3 F6E8: A9 T8 F6ED: BD DO FF F6F0: A9 OO F6F2: A2 O7	342 342 343 344 345 346 347 348 347 348 347 350 351 352 353 * 354 * R 355 * 356 USRE 357 358 359 360 361	AM TE	##FE ##4E SEX2 LDA K' DEY BNE SI LDA	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT4, Y XPROM EX3 TINE \$72+ROM YSD1 \$18 PREG \$00 \$07	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F F6C4 78 F6C4 78 F6C5 29 FE F6C7 49 4E F6C9 FO O3 F6C8: B9 OO CO F6CE: B8 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF F6E3: C8 F6E4: DO EE F6E6: F6E6 F6E7: A9 T3 F6E8: A9 T8 F6ED: BD DO FF F6F0: A9 OO F6F2: A2 O7	342 342 343 344 345 346 347 348 347 348 347 350 351 352 353 * 354 * R 355 * 356 USRE 357 358 359 360 361	AND EOR BEG 2	##FE ##4E SEX2 LDA K' DEY BNE SI LDA	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT4, Y XPROM EX3 TINE \$72+ROM YSD1 \$18 PREG \$00 \$07	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 33 F6C5 29 FE 33 F6C7 49 4E 34 F6C9 FO 03 34 F6C8: B9 OO CO F6CE: B8 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E4: DO EE F6E6: F6	342 342 343 344 345 344 345 346 347 348 347 348 347 350 351 352 353 * 354 * R 355 * 356 USRI 357 358 359 360 361 362 RAM	AND EOR BEG 2	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM EX3 TINE \$72+ROM YSD1 \$18 PREG \$00	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F 33 F6C4 78 F6C4 78 F6C5 29 FE 33 F6C7 49 4E 34 F6C9 FO 03 F6C8: B9 OO CO F6CE: B8 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E4: DO EE F6E6: F6E6: F6E6: F6E6: F6E6: F6E6: F6E6: F6E6: F6E7: BD DO FF F6E8: BD DF F6E9: BD DO FF F6E9: BD DO FF F6E9: A9 OO F6F2: A2 O7 F6F4: 95 10 F6F6: CA	342 342 343 344 345 344 345 346 347 348 347 348 347 350 351 352 353 * 354 * R 355 * 356 USRI 357 358 357 358 359 360 361 362 RAM 363	AND EOR BEG 2	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM EX3 TINE \$72+ROM YSD1 \$18 PREG \$00 \$07 RPG1, X	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F F6C4 78 F6C4 78 F6C5 29 FE F6C7 49 4E F6C9 FO 03 F6C8 89 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 00 C1 F6D7: B9 00 C2 F6DA: B9 00 C3 F6DD: B9 00 C4 F6E0: AD FF F6E3: C8 F6E4: DO EE F6E6: F6E6: F6E6: F6E6: F6E6: F6EB: A9 18 F6ED: BD DO FF F6EB: A9 18 F6ED: BD DO FF F6EB: A9 18 F6ED: BD DO FF F6FC: A9 00 F6F2: A2 07 F6F4: 95 10 F6F6: CA F6F7: 10 FB	342 343 344 345 346 347 348 347 348 347 350 351 352 353 * 354 * R 355 * 356 USRE 357 358 359 360 361 362 RAM 363 364	AND EOR BEG 2	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA SI LDA SI LDA SI LDA SI LDA SI LDA SI LDA # STA SI LDA # STA ZF LDA RA SI LDA	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT3, Y LT4, Y XPROM EX3 TINE \$72+ROM YES	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F F6C4 78 F6C4 78 F6C5 29 FE F6C7 49 4E F6C9 FO 03 F6CB: B9 OO CO F6CE: B8 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E6: F6E6: F6E6: F6E6: F6E6: P6E6: F6E7: A9 T3 F6ED: BD DF FF F6E8: A9 18 F6ED: BD DO FF F6FO: A9 OO F6F2: A2 O7 F6F4: 95 10 F6F6: CA F6F7: 10 FB F6F9: 20 84 F7	7 SEX 88 SEX1 19 0 1 342 343 SEX 344 345 345 347 348 347 350 351 352 353 * 354 * R 355 * 356 USRE 357 358 359 360 361 362 RAM 363 364 365	AND EOR BEG 2	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT4, Y XPROM EX3 TINE \$72+ROM \$72+ROM \$18 PREG \$07 RPG1, X AMTSTO AMSET	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F F6C4 78 F6C4 78 F6C5: 29 FE F6C7 49 4E F6C9 FC 03 F6C8: 89 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF F6E3: C8 F6E6: F6E7: A9 18 F6ED: BD DO FF F6FO: A9 OO F6F2: A2 O7 F6F4: 95 10 F6F6: CA F6F7: 10 FB F6F7: 20 84 F7 F6FC: O8	7 SEX 88 SEX1 19 10 11 342 343 SEX1 344 345 345 347 348 347 350 351 352 353 * 355 * 356 USRE 357 358 357 358 357 360 361 363 364 365 364	AM TE	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT4, Y XPROM EX3 TINE \$72+ROM \$72+ROM \$18 PREG \$07 RPG1, X AMTSTO AMSET	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F F6C4 78 F6C4 78 F6C5 29 FE F6C7 49 4E F6C9 FO 03 F6CB: B9 OO CO F6CE: B8 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C1 F6D7: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF CF F6E3: C8 F6E6: F6E6: F6E6: F6E6: F6E6: P6E6: F6E7: A9 T3 F6ED: BD DF FF F6E8: A9 18 F6ED: BD DO FF F6FO: A9 OO F6F2: A2 O7 F6F4: 95 10 F6F6: CA F6F7: 10 FB F6F9: 20 84 F7	7 SEX 88 SEX1 19 10 11 342 343 SEX1 344 345 345 347 348 347 350 351 352 353 * 355 * 356 USRE 357 358 357 358 357 360 361 363 364 365 364	AM TE	#\$FE #\$4E SEX2 LDA K' DEY BNE SI LDA	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT4, Y XPROM EX3 TINE \$72+ROM \$72+ROM \$18 PREG \$07 RPG1, X AMTSTO AMSET	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA
F6C2 AO 7F F6C4 78 F6C4 78 F6C5: 29 FE F6C7 49 4E F6C9 FC 03 F6C8: 89 OO CO F6CE: 88 F6CF: DO F3 F6D1: AD 51 CO F6D4: B9 OO C2 F6DA: B9 OO C3 F6DD: B9 OO C4 F6EO: AD FF F6E3: C8 F6E6: F6E7: A9 18 F6ED: BD DO FF F6FO: A9 OO F6F2: A2 O7 F6F4: 95 10 F6F6: CA F6F7: 10 FB F6F7: 20 84 F7 F6FC: O8	7 SEX 88 SEX1 19 10 11 342 343 SEX1 344 345 345 347 348 347 350 351 352 353 * 355 * 356 USRE 357 358 357 358 357 360 361 363 364 365 364	AM TE	##FE ##4E SEX2 LDA K' DEY BNE SI LDA	7F TO O ADD = 4EOR4F? YES, SKP YED, Y EX1 XTMD LT1, Y LT2, Y LT4, Y XPROM EX3 TINE \$72+ROM \$72+ROM \$18 PREG \$07 RPG1, X AMTSTO AMSET	NO, CONT NXT ADD SET TXT EXERCSE ALL SLOTS DISABLE	EXPANSION	ROM AREA

```
67
                                                  68
 F703: 28
               369
                          PLP
F704: 6A 370
                          ROR
F705: 08
               371
                          PHP
F706: 20 A1 F7
               372
                          JSR
                               PTRINC
F70B: 20 B4 F7 374
                         BNE
                               RAMTST1
                          JSR
                               RAMSET
F70E: 08
              375
                          PHP
F70F: 20 FB F7
                               RAMRD
               376 RAMTST4 JSR
               377
F712: 48
                          PHA
                         LDA
F713: A9 00
               378
                               #$00
F715: 91 18
                         STA
               379
                               (PTRLO), Y
F717: 68
               380
                          PLA
F718: 28
               381
                          PLP
F719: 6A
               382
                          ROR
F71A: 08
               383
                          PHP
F71B: 20 A1 F7 384
                          JSR
                               PTRINC
                         BNE
F71E: DO EF 385
                               RAMTST4
               386 *
F720:
F720
               387 * RETURN TO START
               388 *
                   LDA #$00
STA BNKSW
F720:
F720: A9 00
               389
F722:8D EF FF
              390
F725: 8D DO FF 391 STA
                               ZPREG
1728: A2 07
               392
                          LDX
                               #$07
F72A: BD .10-18
               393 RAMTST6 LDA PHP, X
F72D.95 10
               394 STA
                               ZRPG1,X
F72F: CA
               395
                          DEX
F730:10 F8
               396
                          BPL RAMTST6
               397 JSR 398 JMP
F732: 20 7E F7
                               ERROR
F735, 4C 75 F5
               398
                          JMP
                               ERRLP
F738:
               399 *****************
F738:
                400 * SARA TEST SUBROUTINES
F738:
                401 *********
F738
                402 *
F 738:
                403 * SUBROUTINE STRING WRITE
F738
                404 *
                405 STRWT
F738: BD CD F4
                             LDA
                                  CHPG, X
F738:48
                406
                             PHA
F730:09 80
                407
                                             NORMAL VIDED
                             ORA
                                  #$80
F739 20 25 FOL
                408
                             JSR
                                  COUT
                                             & PRNT.
                409
FRAT: ER
                                             NXT
                             INX
F702 68
                410
                             PLA
                                              CHR
F743.10 F3
                411
                             BPL
                                  STRUT
F745:40 07 FD
                412
                             JMP
                                  CROUT1
                                             CLR TO END OF LINE
F748:
                413 *
E 748
                414 * SUBROUTINE RAM
                415 $
F748:
                                              SV ACC
F748:48
                416 RAM
                             PHA
F749:8A
                417
                             TXA
                                             CONVET
F74A.4A
                418
                             L. SR
                                             ADD TO
F748: 4A
                419
                             LSR
                                             USE FOR
F74C 4A
                420
                             LSR
                                  įΣ.
                                             8 ENTRY
F74D: 4A
                421
                             L.5H
F74E 08
                422
                             PHP
F74F:4A
                423
                             LSR
F750: 28
                424
                             PLP
F751: AA
                425
                             TAX
                                             LOOKUP
F752: BD C5 円4
                420
                                             IF VAL
                             UA.
                                  RAMTBL, X
```

		4,38	3,296		
	69	•	•	70	
F755-10 14	427	BEI	PAMO	<o, get<="" td=""><td></td></o,>	
F757:48	420	FHA		WHICH	
F758 AD EF FF	429	LDA	BNRSW		
F75B 29 OF	430	AND	##OF		
F75D AA	431	TAX		•	•
H758 68	438	$\mathbb{P}_{\mathbb{Z}} A$			
F75F E0.00	43%	CPX	##00		
F761 F0 13	434	DEG	FAMI	BANKE	
F763, 4A	435	LSR	A	SET	
F764:4A	43ა	1.58	13	PROPER	
F765: 4A	439	LSR	A	RAM	
6766 CA	438	E E X		VALUE	
0757 D 0.00	4314	BNE	KAM1		
1769 29 95	440	SOL	林子()等	CONVET	
F76B DO 09	441 RAMO	ENE	RAMI	TO VAL	
F76D.8A	442	EXA	1 34 4 3.	1 Say - 4 1 1 Sa	
678E FO 02	44%	BEG	OOMAH		
F770 A9 03	34.	1 243	4 B		
F172 40 05	445 RAMOO	800	RAM1	•	
6774 49 03	446	्राप्त स्टाह	# "L		
6776 29 07	441 RAM1	7.13D		WASHING I	
	445 KAM		#珠皇节	BANKSW	
- 6778 AA - 6779.68		1 A X			
	449	PLA			
- 1177 4 - 50	450 31	•			
(FMT))	· 森西山 · · · · · · · · · · · · · · · · · · ·		and a subsection and		
* 77P	450 # SUMBL	Barta (1945)	To be by Fiber		
ر مد يومد ميداد ب مر	A 6" 1				
F77B:	453 *	, and an	80, 40 mg t 1707	arrana na cana ana ana ana ana ana ana ana	14 T 18 18 18 18 18 18 18 18 18 18 18 18 18
F77B 20 38 F7	454 MESSERR		STRUT	PRINT MESSAGE	FIRST
F77B 20 38 F7 F77E A9 F3	454 MESSERR 458 ERROR	LDA	#\$F2+ROM	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF	454 MESGERR 455 ERROR 456	LDA STA			FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F783 60	454 MESSERR 455 ERROR 456 (457	LDA	#\$F2+ROM	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F783 50 F784:	454 MESGERR 455 ERROR 456 457 458 *	LDA STA RIS	#\$F2+ROM SYSD1	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F783 50 F784:	454 MESSERR 455 ERROR 456 457 458 * 459 * SUBR C	LDA STA RIS	#\$F2+ROM SYSD1	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F783 50 F784: F784.	454 MESBERR 455 ERROR 456 457 458 * 459 * SUBRO 460 *	LDA STA RIS OUTINE	#\$F2+ROM SYSD1 RAMSET	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F783 50 F784: F784 F784 F784 A2 01	454 MESSERR 456 ERROR 456 457 458 * 459 * SUBRO 460 * 461 RAMSET	LDA STA RIS DUTINE LDX	#\$F2+ROM \$YSD1 RAMSET ##01	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F783 50 F784: F784 F784 F784 A2 01 F786 86 1A	454 MESSERR 456 ERROR 456 457 458 * 459 * SUBRO 460 * 461 RAMSET 462	LDA STA RIS DUTINE LDX ST3	#\$F2+ROM 8Y8D1 RAMSET ##01 8NK	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F783 50 F784: F784. F784 A2 01 F786 86 1A F788: A0 00	454 MESSERR 455 ERROR 456 457 458 * 459 * SUBRO 460 * 461 RAMSET 462 463	LDA STA RIS DUTINE LDX STX LDY	#\$F2+ROM 9YSD1 RAMSET #\$01 5NK #\$00	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F783 60 F784: F784. F784 A2 01 F786 86 1A F788: A0 00 F78A: A9 AA	454 MESSERR 455 ERROR 456 457 458 * 459 * SUBRO 460 * 461 RAMSET 462 463 464	LDA STA RIS DUTINE LDX STX LDY LDA	#\$F2+ROM 8Y8D1 RAMSET ##01 8NK	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 50 F784 F784 A2 01 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F78C 38	454 MESSERR 455 ERROR 456 457 458 * 459 * SUBRO 460 * 461 RAMSET 463 463 464	LDA STA RIS DUTINE LDX STX LDY LDA SEC	#\$F2+ROM 9YSD1 RAMSET #\$01 5NK #\$00	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 50 F784 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F78C 38 F78D 48	454 MESSERR 455 ERROR 456 457 458 * 459 * SUBRO 460 * 461 RAMSET 463 464 465 466 RAMSET!	LDA STA RIS DUTINE LDX STX LDY LDA SEC FHA	#\$F2+ROM 9YSD1 RAMSET #\$01 5NK #\$00	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 60 F784 A2 01 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F790 38 F78D 48 6	454 MESSERR 455 ERROR 456 457 458 * 459 * SUBRC 460 * 461 RAMSET 463 464 465 465 RAMSET!	LDA STA RIS DUTINE LDX STX LDY LDA SEC PHA PHP	#\$F2+ROM SYSD1 RAMSET ##01 SNK ##00 ##AA	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F783 60 F784: F784. F784 A2 01 F786 86 1A F788: A0 00 F78A: A9 AA F78C 38 F78D, 48 F78E 08 F78E A5 1A	454 MESSERR 456 ERROR 456 * 458 * 459 * SUBRO 460 * 461 RAMSET 462 * 463 * 464 * 465 * 465 * 466 * 467 * 467 *	LDA STA RIS DUTINE LDX STX LDY LDA SEC PHA PHP LDA	#\$F2+ROM SYSD1 RAMSET #\$01 SNK #\$00 #\$AA	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 60 F784 78 01 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F78C 38 F78C 38 F78C 38 F78C 48 78 F78C 86 F78C 88 F78C	454 MESSERR 456 ERROR 456 * 458 * 459 * SUBRO 460 * 461 RAMSET 462 * 463 * 464 * 465 * 465 * 466 * 467 * 468 * 469 *	LDA STA RIS DUTINE LDX STX LDA SEC PHA PHP LDA DRA	#\$F2+ROM 8Y8D1 RAMSET ##01 8NK ##00 ##AA	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 60 F784 F784 A2 01 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F79C 38 F78D 48 F78C 38 F78C 08 F78C 08 F78C 08 F78C 08	454 MESSERR 456 ERROR 456 * 458 * 459 * SUBRO 460 * 461 RAMSET 462 463 464 465 465 RAMSET! 467 468 469 470	LDA STA RIS DUTINE LDX STX LDA SEC PHP LDA ORA STA	#\$F2+ROM SYSD1 RAMSET ##01 5NK ##00 ##AA	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 50 F784 2 01 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F78C 38 F75D 48 575D 48 F78C 38 F75D 48 575D 48 F78C 38 F75D 48	454 MESSERR 455 ERROR 456 457 * SUBRO 458 * 459 * SUBRO 460 * 461 RAMSET 462 463 464 465 465 RAMSET 467 468 469 470 471	LDA STA RIS DUTINE LDX STX LDY LDA SEC PHP LDA ORA STA LDA	#\$F2+ROM SYSD1 RAMSET ##01 8NK ##00 ##AA 8NK ##80 IBNK ##80	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 60 F784 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F78C 38 F75D 48 F78C 38	454 MESSERR 456 456 458 * 458 * 459 * SUBRC 460 * 461 RAMSET 463 464 465 465 466 RAMSET! 467 468 469 470 471 472	LDA STA RIS DUTINE LDX STX LDA SEC PHA PHA CRA STA LDA STA	#\$F2+ROM SYSD1 RAMSET ##01 SNK ##00 ##AA BNK ##80 IBNK ##80 IBNK ##802 PTRHI	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 60 F784 A2 01 F784 A2 01 F788 A0 00 F78A A9 AA F79C 38 F75D 48 A F78C 38 F75D 48 A F79C 38 F75D 48 A F79C 38 F75D 49 A F79C 38 F75D 49 A F79C 38 F75D 49 A F79C 38 F75D 49 A F79C 38 F75D 49 A	454 MESSERR 456 456 458 * 458 * 459 * SUBRC 460 * 461 RAMSET 463 464 465 466 467 468 469 470 472 473	LDA STA RIS DUTINE LDX STX LDA SHA PHP LORA STA LDA STA LDA LDA LDA LDA LDA LDA LDA LDA LDA LD	#\$F2+ROM SYSD1 RAMSET ##01 BNK ##00 ##AA BNK ##80 IBNK ##802 PTRHI ##00	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 84 F784 A2 01 F784 86 1A F788 A0 00 F78A A9 AA F78C 38 F78D 48 F78C 38 F78D 48 F78C 38 F78D 48 F78C 38	454 MESSERR 456 456 458 * 459 * SUBRE 460 * 461 RAMSET 462 463 464 465 465 466 467 468 469 470 471 472 473 474	LDA STA RIS DUTINE LDX STAY LDBA LDA SPHDA AAA LDA STAA LDA STAA STAA STAA STAA STAA STAA STAA ST	#\$F2+ROM SYSD1 RAMSET ##01 SNK ##00 ##AA BNK ##80 IBNK ##80 IBNK ##802 PTRHI	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 50 F784 784 786 86 1A F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F79C 38 F79C 38 F79C 38 F79C 80 F79B 80 F79B 85 19 F79C 86 18	454 MESSERR 456 456 458 * 459 * SUBRC 460 * 461 RAMSET 462 463 464 465 465 466 467 468 469 470 471 472 473 474 475	LDA STA RTS DUTINE LDX STAYA LDA SHHP LDRA A LDA SHHP LDRA LDA SHP LDRA LDRA SHP LDRA LDRA SHP	#\$F2+ROM SYSD1 RAMSET ##01 BNK ##00 ##AA BNK ##80 IBNK ##802 PTRHI ##00	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 50 F784 2 01 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F790 38 F790 38 F791 09 80 F791 09 80 F793 8D 19 14 F796 A9 02 F798 85 19	454 MESSERR 456 456 458 * 459 * SUBRC 460 * 461 RAMSET 462 463 464 465 465 466 467 468 469 470 471 472 473 474 475 476	LDA STA RIS DUTINE LDX STAY LDDA SHHP LDRA SHP LDRA SHP LDRA SHP LDRA SPLA PLA	#\$F2+ROM SYSD1 RAMSET ##01 BNK ##00 ##AA BNK ##80 IBNK ##802 PTRHI ##00	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 50 F784 784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F78C 38 F78C 38 F78C 38 F78C 38 F78C 85 1A F79C 85 19 F79C 85 19 F79C 86 18 F79C 86	454 MESSERR 456 456 458 * 459 * SUBRE 460 * 461 RAMSET 463 464 465 465 466 467 468 469 470 471 472 473 474 475 476 477	LDA STA RTS DUTINE LDX STAYA LDA SHHP LDRA A LDA SHHP LDRA LDA SHP LDRA LDRA SHP LDRA LDRA SHP	#\$F2+ROM SYSD1 RAMSET ##01 BNK ##00 ##AA BNK ##80 IBNK ##802 PTRHI ##00	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 60 F784 2 01 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F78C 38 F75D 48 F78C 38 F75D 48 F78C 38 F75D 48 F79C 38 14 F79C 80 F79C 80 F7AC 8	454 MESSERR 456 456 458 * SUBRE 460 * SUBRE 460 * A61 RAMSET 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 #	LDA RIS DUTINE LDXXYACAPHDAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	#\$F2+ROM SYSD1 RAMSET ##01 ENK ##00 ##AA BNK ##80 IBNK ##02 PTRLO PTRLO	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 60 F784 A2 01 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F79C 38 F75D 48 F78F 08 F78F 08 F79F 08 F79G 80 19 14 F79G 89 19 F79G 89 19 F79G 80 18 F79E 86 18 F79E 88 F79E 88 F7AO: 60 F7A1 F7A1	454 MESSERR 456 456 458 * SUBRE 460 * SUBRE 460 * A61 RAMSET 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 * SUBPO	LDA RIS DUTINE LDXXYACAPHDAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	#\$F2+ROM SYSD1 RAMSET ##01 ENK ##00 ##AA BNK ##80 IBNK ##02 PTRLO PTRLO	SET 1	FIRST
F77B 20 38 F7 F77E A9 F3 F780 8D DF FF F784 60 F784 2 01 F784 A2 01 F786 86 1A F788 A0 00 F78A A9 AA F78C 38 F75D 48 F78C 38 F75D 48 F78C 38 F75D 48 F79C 38 14 F79C 80 F79C 80 F7AC 8	454 MESSERR 456 456 458 * SUBRE 460 * SUBRE 460 * A61 RAMSET 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 #	LDA RIS DUTINE LDXXYACAPHDAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	#\$F2+ROM SYSD1 RAMSET ##01 ENK ##00 ##AA BNK ##80 IBNK ##02 PTRLO PTRLO	SET 1	FIRST

```
71
F7A2; E6 18
                   482
                                   111C,
                                         PTRLO
F7A4: DO 1D
                   483
                                  BNE
                                         RETS
F7A6, A5, 1A
                   484
                                  LDA
                                         BM
F7A8 10 OE
                   485
                                  BP1.
                                         PINCI
FRAA A5 19
                                        PIRHI
                   485
                                  1.04
F7AC 09 13
                   487
                                  CME
                                         #$13
FZAELFO 06
                   488
                                  BEG
                                         PINC2
FTBO. C9 17
                   489
                                  CMP
                                         #事1"
F 752 400 04
                   490
                                  Blate
                                         PHKI
FIBA E6 17
                   491
                                  1:40
                                         PERMI
                   492 PINCE
1786 E6 15
                                  1190
                                        PTEHI
F789 E6 19
                   493 PINCT
                                  INC
                                         PIRHI
F78A DO 07
                   494
                                  BME
                                         RETS
FURCICE 1A
                   495
                                  DEC
                                         시설업
F. 38. Cb 1A
                  1575
                                         Olde
                                  1:65
FIGURE GD F7.
                   457
                                  ្រុស្ត្រស្
                                        RAMBETT
F 103 - 88
                   अयत् अस्य
                                  31. 2
F704 A6 1A
                   497
                                  1.53
                                         BINK
F70a E0 FD
                   500
                                  \sim 9.5
                                         # 本厂 ①
F700 50
                   501
                                  R 75
F1.70
                   30° 3
F - 7.
                   503 # SUCPERTION RAMERR
                   # () i
F700 48
                   505 RAMERR FEA
F710 At 19
                   500
                                  E. Tree
                                         PTRHI
F705 A4 1A
                                  ( DY
                   507
                                         BNK
                                  5 A
体型的 建金
                   508
$150 H 180 19 19
                   (\overline{\tau}, \overline{\tau}, \overline{\tau})
                                  : 1:1 c
                                        拉克州厂积税基本
1 ....
                                  1 a +1
                   510
F702 30 1D
                   511
                                  17.111
                                         PAMERR5
F714, 18
                   512
                                  \mathbb{C} \subseteq \mathbb{C}
                513
F705: 69-20
                                  ADC
                                         #$20
F7D7:80 EF FF
                   514 RAMERRE STY
                                        BPIKER
                   515
F70A AA
                                  TAX
F708 20 48 F7
                   516 RAMERRS JSR
                                        RAM
F7DE: 68
                   517
                                  PLA
F7DF 48
                   518
                                  1-1-1/2
178 0 AO 05
                   51%
                                  \mathbb{L} \bigoplus Y
                                        4400
F788 51 19
                   520
                                  11:37
                                        (PTRLD), Y
F7E4 15 10
                                  ORA
                                        ZRPG1, X
                   521
F7E5: 95 10
                                  STA
                                        ZRPG1, X
                   522
F7E8 68
                   523
                                  PLA
19189 60
                   524
                                  出了的
1-76A AS 60
                   525 RAMELFRA LDA
                                       #$00
FIRE SE EN PP
                                  的作品
                   526
                                        BNESW
FZEF FO EA
                   527
                                  B \in \mathbb{Q}
                                        RAMERR3
F7F1:38
                   528 RAMERRS SEC
F7F2, E9 60
                   529
                                  SBC
                                        井生も0
ETEAL CB
                   530
                                  INY
1785 DO 80
                   531
                                  BIR
                                        RAMERRE
7 7 7 7 7
                   532 *
                   533 * SUBROUTINE RANGT
# 7F 7.
F^* \subseteq F^*
                   534 *
FOF7 49 FF
                   535 RAMWI
                                  EOR
                                        ##FF
HOFF 91 18
                   535
                                  374
                                        *PTRLO), Y
```

537 RAMED SMP (PIRLON, Y

F756 Di 18

FORD, DO-CA

```
538 LINE RAMERR
539
                 RTS
 F7FF 60
 *** BUCCESSFUL ASSEMBLY. NO ERRORS
 ---- NEXT OBJECT FILE NAME, IS MON. OBJ
           2 ORG $F7FF
 F7FF:
 F7FF
           3 ×.
```

FZFF	4 *		
F7FF: 60	5 RET1	RTS	
F800 E9 01	6	SBC	#1
F802: F0 FB	7 10 10 10	BEQ	RET1
F804 E9 01	8	SBC	#1
F806 F0 F7	Ģ	BEG	RET 1
F808 E9 01	10	SBC	# 1
FROA FO F3	1 1	BEG	RET1
F800 E9 01	12	SBC	#1
FBOE FO EF	13	BEQ	RET1
F810 E9 01	14	SBC	#1
FSIS FO EB	15	BEG	RETI
18:4 ES 01	16	SBC	# 1.
CO:8 FO F7	17	BEQ	RET1
F818 E9 01	18	SBC	#1
FBIA FO E3	19	BEG	RET1
F810 E9 01	20	SBC	#1
FAIR FO OF	21	BEG	RET1
Fe20 E9 01	20	S460	# 1
FSP2 FO DB	23	$v \in \mathcal{A}$	RETI
F824: E9 01	24	SBC	#1
FRES FO D7	25	BEG.	RETI
#828.E9 Oi 🔻	26	SEC	#1
Fasa Fo is	2)	BEIN	RET1
100 Y E9 (1	28	SBC	# 1
FROM HO FE	29	BEG	RET1
F830 E9 01	- 30	5BC	#1
FSSS FO CB	31	BEG	RET1
F834 E9 01	32	SBC	#1
FROM FERRY	33	BEG	FIELD 1
HEBB EY CITY	24	800	#1
BROW BO US	35	8100	PETI
F930, E9 01	36	SBC	#1
F83E FO SF - C	37	BEG	RETI
F840 E9 (01	38	SEC	# 1
म्हाबद्धा स्ट्राइटिंग 💛	37	を任め	RET1
FBMA EV AL	40	· smi	4+ 1
FREE FREE LT.	41	BEG	FE'1
F848, E9 .01	42	SBC	# 1
F84A FO F3	43	550 555	RETI
F34C E9 01	44	584	# 1
FRANCES AF	437	13 f Q	FETI
FROST FRACT	46	Santal Commencer	44.1
FORENCE AND THE	47	1	KETI.
F854 E9 01	48	SBC	# 1
F856 F0 A7	40	6EQ	FETI
F858 E9 61	50	SEC	# 1
COSA FO AT	51	1367G	F. T.
HABOLEY C.E	5 <u>8</u> 80	370	#1 record
	en e	k if iv	FET1
F830 E9 01	. 54 - = = =	560	#1
F852 F0 98	55 5.4	BEG	
F864 E9 01	55 ===	SBC	#1
F866 F0 97	57	BEG	RET1
F868 E9 01	58	SBC	# 1

		77		4,38	3,296
				÷	
F86A: F0	93	59		BEG	RET1
F86C: E9	01 8F	60		SBC	#1 RET1
F870: E9		61 62	•	BEG SBC	#1
F872, F0		63		BEQ	RET1
F874: E9	* * * * * * * * * * * * * * * * * * * *	64		SBC	#1
F876: F0	87	65		BEG	RET1
F878 E9		66		SBC	#1
F87A FO	83	67		BEG	RET1
F870:E9		68	•	SBC	#1
F87E. F0	02	69		BEG	RET3
F880: E9	01	70		SBC	#1
F882; F0	7C	71	RET3	BEG	RET2
F884 E9	01	72		SBC	#1
F884 F0	78	73		BEG	RET2
FBBB, E9	O.I.	74		SBC	# 1
FBCA FO	74	75		BEG	RETE
F880: E9		76		SBC	#1
F88E: F0	70	77		BEQ	RET2
-F892-F0	01 60	78 79		SBC	#1 RET2
F394: E9	01	80		SBC	#1
F894.F0	68 -	81		BEG	RET2
F898: E9	01	82		SBC	#1
F894, F0	64	83		BEG	RET2
F890: E9	01	84		SBC	#1
FERE FC	စပ် ့	85		BEG	RET2
FBAO ES	01	86		380	#1
FBA2 FO	50	87		BEG	RETE
F844 E9	01	88		SHC	#1
F8A5: F0	58	89		BEG	RET2
FEAS: E9	01	90		SBC	#1
FEAA FO	54	71		BEG	PETE
FRAC EG	01	92	•	SBC	#1
FSAEL FO	50 01	93 94		BEG	RET2 #1
F8B2. F0	40	95		SBC BEG	RET2
FBB4 E9	01	96		SBC	#1
PERA FC	48	97		BEG	RET2
FERR ES	01	၄ဥ		Spe	it t
FBBA FC	4A	99		DEG	RETE
FBBC E9	O 1	100		SBC	#1
FBBE FO	40	101		BEG	RETZ
F800, E9	01	102		SBC	#1
	30	103		DEG	RETR
FBC4 EF	01	104		SBC	# 1
	38	105		BEG	HETE
F808: E9	01	106		SBC	#1
F8CA: F0	34	107		BEG	RET2
	01	108		SBC	#1
	30 64	109		BEG	RETE
	SC	110 111		SDC BFG	#1 PET2:
F8D4: E9	01	112		SBC	#1
A SUPPLEMENT OF A BOOK OF	₩	4 1 1		CILIC	Tr 1

```
79
F806 F0 28
                    113
                                    BEQ
                                          RET2
F8D8: E9 01
                    114
                                    SBC
                                          #1
FBDA FO 24
                    115
                                    BEG
                                          PETS
FBDE F0 20
                    116
                                    SBC
                                          #1
                    117
                                    BEQ
                                          RET2
F8E0: E9 01
                    118
                                    SBC
FRE2 FO 10
                    119
                                          RET2
                                   BEG
FEED E9 0:
                    120
                                   300
                                          #E
water Fig. to
                                   £F ;
                    121
                                          RETR
FORO ES OF
                    122
                                   380
                                          # 1
HREA FO 14
                    123
                                   BEG
                                          RETS
FBEC E9-01
                    124
                                   SBC
                                          4¢ j
医链膜 茅作 上
                    120
                                   \mathbb{D}\subset \mathbb{R}
                                          PFT2
医粉色 医牙髓管
                                   \mathbb{C}(Y_{k}) \subseteq
                    1 alc.
                                          71
F 28 37 F 3 15
                    124
                                   iEG
                                          H_{i}^{*}(t, t)
FBF4 F9 01
                    128
                                   380
                                          ir
HERS FO SH
                    129
                                          PETE
                                   沿上位
FREE E9 01
                   -136
                                   \mathbb{D}\mathfrak{B} \subseteq
                                          rt :
1 35 1 A D. Garage
                   131
                                          Par 1
                                   . . . . .
Carr He of
                   1/32
                                   ( f)
                                          ş#. İ
5000 FORCE
                   133
                                   161. 12
1 700 60
                 - 134 RETE
                                   PTS
F901
                   135
                                   . HN
                                         MUMPA
F901:
F901:
                  3 ₺
0058:
                 4 SCRNLDC EQU
                                   $58
FP01
                  5 *
0058
                 6 LMARGIN EQU SCRNLDC
0059:
                7 RMARGIN EQU SCRNLOC+1
                  8 WINTOP EQU
9 WINETM EQU
005A:
                                   SCRNLOC+2
                                   SCRNLOC+3
005B:
                                  SCRNLOC+4
0050:
                 10 CH
                             EQU
                 11 CV
                             EQU
                                  SCRNLOC+5
OOSD:
                 12 BAS4L
                                  SCRNLOC+6
005E:
                             EQU
005F:
                 13 BAS4H
                            EQU
                                  SCRNLOC+7
0060:
                 14 BASSL
                            EQU
                                  SCRNLOC+8
0061:
                 15 BASSH
                             EQU
                                   SCRNLOC+9
                            EGU
0062:
                 16 TBAS4L
                                   SCRNLOC+$A
                 17 TBAS4H EQU
                                  SCRNLOC+#B
0063:
                 18 TBASEL
00641
                            EQU SCRNLDC+$C
0065:
                 19 TBASSH EQU SCRNLOC+$D
                 20 FORGND EQU SCRNLOC+$E
00661
                                  SCRNLOC+$F
0067:
                 21 BKGND
                             EQU
                 55 WODER
                             EQU
                                   SCRNLOC+$10
0068:
                 23 CURSOR EQU
                                   SCRNLOC+$11
0059:
006A:
                 24 STACK
                             EQU
                                  SCRNLOC+#12
006B:
                 25 PROMPT
                             EQU
                                  SCRNLOC+$13
                             EQU SCRNLOC+$14
0060:
                 26 TEMPX
                             EQU SCRNLOC+$15
EQU SCRNLOC+$16
0040:
                 27 TEMPY
006E:
                 28 CSWL
                             EQU SCRNLOC+$17
006F:
                 29 CSWH
0070:
                 30 KSWL
                             EQU SCRNLOC+$18
0071:
                 31 KSWH
                             EQU SCRNLOC+#19
                 32 PCL
0072:
                             EQU. SCRNLOC+$1A
0073:
                 33 PCH
                             EQU
                                   SCRNLOC+$1B
                             EQU
                                   SCRNLOC+$1C
0074:
                 34 A1L
0075:
                 35 A1H
                             EGU
                                   A1L+1
                                   A1L+2
0076:
                 36 AZL
                             EQU
0077:
                 37 A2H
                             EQU
                                   AIL+3
0078:
                 38. A3L
                             EQU
                                   A1L+4
0079:
                 39 A3H
                             EQU
                                   A1L+5
```

```
F953: B5 77
                107
                           LDA A2H, X
F955: 95 75
                108
                           STA
                                A1H, X
F957: 95 79
               109
                            STA
                                A3H, X
F959: E8
               110 NXTBS2
                           INX
F95A: F0 F3
               111
                           BEQ
                                NXTBAS
F95C: DO D4
               112
                           BNE
                                NXTCHR
F95E:
               113 *
F95E: A9 FA
               114 TOSUB
                           LDA #CASCII
                                          FUSH ADDRESS OR FUNCTION
F960:48
               115
                           PHA
                                           ; AND RETURN TO IT.
F961 B9 7C F9
               116
                           LDA CMDVEC, Y
F964 48
               117.
                           PHA
F965: A5 7C
               118
                            LDA
                                  STATE
                                            ; PASS MODE VIA ACC.
F967: AO 00
               119 ZSTATE LDY
                                  #O
F969:84 7C
                120
                             STY
                                  STATE
                                            RESET STATE OF SCAN
               121 DIGRET
F96B: 60
                             RTS
F960:
                122 *
F960:
               123 CMDTAB
                             EQU
F960:00
                124
                             DFB
                                  $O
                                            ; G
                                                   =GO (CALL) SUBROUTINE
F96D: 03
                125
                             DFB
                                  $3
                                         =JUMP (CONT) PROGRAM
F96E: 06
                126
                             DFB
                                  华台
                                            ; M
                                                   =MOVE MEMORY
F96F: EB
                127
                             DFB
                                  $EB
                                            j ⊢R
                                                   =READ DISK BLOCK
                                            ir U
F970: EE
               128
                             DFB
                                  $EE
                                                   =USER FUNCTION
                                            ; V
F971: EF
                129
                             DFB
                                  $EF
                                                   =VERIFY MEMORY BLOCKS
F972: F0
              130
                             DFB
                                  $FO
                                            ; W
                                                   =WRITE DISK BLOCK
               131
                             DFB
F973: F1
                                  $F1
                                           j___X
                                                   =REPEAT LINE OF COMMANDS
                                            ; SP
F974: 99
                132
                             DFB
                                  $99
                                                  =SPACE (BYTE SEPARATOR)
F975: 9B
                                            ; "
; '
                                                   =ASCII (HI BIT ON)
=ASCII (HI BIT OFF)
                133
                             DFB
                                  $9B
               134
F976: A0
                             DFB
                                  $A0
F977:93
               135
                                  $93
                                            ; :
                                                   =SET STORE MODE
                             DFB
F978: A7
               136
                             DFB
                                  $A7
                                            ,
                                                   =RANGE SEPARATOR
F979: A8
               137
                             DFB
                                  $A8
                                           , i /
                                                   =COMMAND SEPARATOR
              138
                                           ; <
F97A: 95
                             DFB
                                  $95
                                                   =DEST/SOURCE SEPARATOR
              139
F97B: C6
                             DEB
                                  $C6
                                            ; CR =CARRAGE RETURN
F970:
                140 *
             141 CMDVEC
F970:
                             EQU
               142
F97C:7C
                             DEB
                                  GO-1
F97D: 7A
               143
                             DFB
                                  JUMP-1
F97E: 2B
               144
                             DFB
                                 MOVE-1
F97F: BF
                145
                             DFB
                                  READ-1
F980: 77
                146
                             DFB
                                  USER-1
                147
F981:3A
                             DFB
                                  VRFY-1
                148
F982: C2
                             DFB
                                  WRTE-1
F983: 18
               149
                             DEB
                                  REPEAT-1
F984: A3
               150
                            DFB
                                  SPCE-1
F985: 06
               151
                             DFB
                                  ASCII-1
F986: 08
               152
                             DEB
                                  ASCIIO-1
F987: 87
                153
                             DFB
                                  SETMODE-1
F988: B7
                154
                             DFB
                                  SETMODE-1
F989: 99
                155
                            DFB
                                  SEP-1
F98A: 90
               156
                             DFE .
                                 DEST-1
F98B: 25
               157
                             DFB
                                  CRMON-1
F980:
                158 *
F98C:
                159 *
F980: E6 7A
                160 NXTA4
                             INC
                                  A4L
                                             ; BUMP 16 BIT POINTERS
F98E: DO 02
                161
                             BNE
                                  NXTA1
F990: E6 7B
                             TNC
                                  AAH
                162
F992 E6 74
               163 NXTA1
                             INC
                                  AIL
                                             BUMP A1
F994: DO 05
                164
                             BNE
                                  TSTA1
                                  AIH
F996: E6 75
                165
                             INC
F998: 38
                165
                             SEC
                                             ; IN CASE OF ROLL OVER.
F999: F0 10
                167
                             BEG
                                  RETA1
F99B: A5 74
                168 TSTAI
                                             ; TEST A1DA2
                             LDA
                                  AlL
F99D: 38
                169
                             SEC
F99E: E5 76
               170
                             SBC
                                  A2L
F9A0: 85 80
               171
                             STA
                                  TEMP
```

								••
F9A2:	A5	75		172	L	DA A	114	
F9A4:	E5	77		173	S	BC A	2H	
EPA5:	05	30		174	ប	RA T	EMP	4
F9A8.				175				FIF AT LESS THAN OR EQUAL TO A2
FTAA				176		CLC	#104	THEN CARRY CLEAR ON RETURN
					-			THEN CHANT CLERK ME ONLY
FPAR					RETAL	RTS		
F9AC:	:			178	*			
F9AC:	:			179	*			
F9AC:	49			180	PRBYTE	PHA		SAVE LOW NIBBLE
					1.112.11			7 OHAT TOM MIDDET
F9AD:				181		LSR	Α	
F9AE:	: 4A			182		LSR	Α	SHIFT HI NIBBLE TO PRINT.
F9AF:	: 4A			183		LSR	Α	
F9B0				184		LSR	A	
		D 7						
F9B1:		15 /	F 7	185		JSR	PRHEXZ	
F9B4	<u>: 68</u>			186		PLA		
F9B5:	: 29	0F		187	PRHEX	AND	#\$0F	STRIP HI NIBBLE
F9B7					PRHEXZ	ORA	#\$B0	MAKE IT NUMERIC
					INITAL			
F9B9:				189		CMP	#\$BA	; IS IT >'9'
F9BB	: 90	02		190		BCC	PRHEX2	
F9BD:	: 69	06		191		ADC	#\$6	; MAKE IT 'A'-'F'
F9BF:	40	25	EC	192	PRHEX2	JMP	COUT	
						<u> </u>	0001	
F9C2:				193				• •
F9C2:		AC	F9	194	PRBYCOL	JSR	PRBYTE	
F9C5:	:			195	*			
F9C5:		RA			PRCOLON	LDA	#\$BA	PRINT A COLON
F907:				197	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7			BRANCH ALWAYS
		r 0				BNE	PRHEX2	BRANCH ALWATS
F9C9:	·			198	*			
F909:	A9	07		199	TSTBOWII	LDA	#7	; ANTICIPATE
F9CB:	24	48		200		BIT	MODES	; TEST FOR 80
				201		BVC		7 1 C 2 7 7 C 1 C 2 C
F9CD:							SVMASK	A TAXAB SECTION OF THE PROPERTY OF THE PROPERT
F9CF:	: A9	OF		202		LDA	# \$ F	
F9D1:	85	69		203	SVMASK	STA	MASK	
F9D3:	60			204		RTS		
F9D4:				205				The second secon
						- 1/4		TEOT COD NEU DO
F9D4:					A1PC	TXA		; TEST FOR NEW PC
F9D5:	FO	07		207		BEG	OLDPC	
F9D7:	B5	74		208	A1PC1	LDA	A1L, X	•
F9D9:	95	72		209		STA	PCL, X	
F9DB:				210		DEX		
							A 1 D 0 1	
F9DC:		1-7		211		BPL	A1PC1	
F9DE:	60			212	OLDPC	RTS		
F9DF:				213	*			
F9DF				214	ASCII1	STA	MASK	SAVE HI BIT STATUS
F9E1:					ASCII2		VEAU	MOVE ASCII TO MEMORY
F9E3:							(INBUF),	Y
F9E5:				217		INC	YSAV	BUMP FOR NEXT THING.
F9E7:	AO.	00		218		LDY	#O	
F9E9:	C9	A2		219		CMP	#\$A2	; ASCII " ?
F9EB:	n/A	<u> </u>		220			ACCITO	NODE CONTINUE
				220		BNE	ASCII3	; NOPE, CONTINUE.
F9ED:				221		LDA	MASK	
FPEF.	10	50		555		BPL	BITON	HE'S CHANGED MODES.
F9F1:	60			223		RTS		; NO, HE'S DONE.
F9F2:					ASCII3		#\$A7	ASCII '?
F9F4:				225			CRCHK	; NO, TEST FOR EOL.
F9F6:	A5	69		226		LDA	MASK	
F9F8:	30	1 B		227		BMI	BITOFF	; CHANGE MODES.
F9FA:				228		RTS	··	The second secon
F9FB:					CRCHK	CMP	#\$8D	; END OF LINE?
F9FD:	FO	07		530		BEQ	ASCDONE	, YES, FINISHED
F9FF:	25	49		231		AND	MABK	
FA01				535		JSR		ON STORE IT!
			1 174				STOR 1	GO STORE IT!
FA04:	טט	nΒ		533		BNE	ASCII2	DO NEXT.

FA06: 60	234 ASCDONE	RTS			
FA07:	235 * \			and the same of th	
FA07:38	236 ASCII	SEC		; INDICATE HI ON.	
FA08: 90	237	DFB	\$90	(BCC - NEVER TAKEN)	
FA09: 18	238 ASCIIO	CLC		INDICATE HI OFF	
FAOA: AA	239 CKMDE	TAX		SAVE STATE	
FAOB: 86 7C	240	STX	STATE	RETAIN STATE	
FAOD 49 BA	241	EOR	#\$BA	ARE WE IN STORE MODE?	
FAOF: DO 7D	242-	BNE	ERROR		
FA11: A9 FF	243 BITON	LDA	#\$FF	SET HI BIT UNMASKED	
FA13: BO CA	244	BCS	ASCII1		
FA15: A9 7F	245 DITOFF	LDA	#\$7ド	; MASK HI BIT	
FA17: 10 C6	246	BPL	ASCII1	ALWAYS	
FA19: 20 00 CO	247 REPEAT	BIT		REPEAT UNTIL KEYPRESS	
FA1C 10 03	248	BPL	REPEAT1		
FAIE 40 OF FD	249	JMP	KEYIN		
FA21. 58	250 REPEAT1			CLEAN UP STACK	
FA22: 68	251	PLA			
FA23: 40 12 F9	252	JMP	SCAN		
FA26	253 *			and the second of the second o	
FA26	254 *				
FA26: 20 A0 FA	255 CRMON	USK	BL 1		
FA29 40 08 E9.	256	JMP	MONZ		
FA2C:	257 *				* 6 105 1 175
FA2C 20 9B F9	258 MOVE	JSR	TSTA1	DON'T MOVE ANYTHING IF ILLEGAL	INPUI.
FA2F: BO 5D	259	BCS	ERROR		
FA31: B1 74	260 MOVNXT	LDA	(AIL), Y	MOVE A BYTE	
FA33 91 7A	261	STA	(A4L), Y		
FA35 20 80 F9		JSR	NXTA4	BUMP BOTH A1 AND A4	
FA38: 90 F7	263	BCC	MOVNXT	ALL SOME LITTLE MOUTE	
FAGA: 60	264	RTS		, ALL DONE WITH MOVE	
FAGB. FAGB	265 *				
	266 *	1050	TOTAL	TENT HALTE FLANCE	
FASK, 20 9B, F9	267 VRFY	USR	TSTA1	TEST VALID RANGE	
FADE BO 4E FA40:B1 74	268 275 HBEV4	BCS	ERROR	CONTRACT TO COMPANY TO STATE	
FA42: D1 7A	269 VRFY1	LDA	(A1L), Y	COMPARE BYTE FOR BYTE	
	270	CMP	(A4L), Y	MATCH?	
FA44 F0.06 FA46:20 52 FA	271	BEQ	VRFY2	YES, DO NEXT.	
FA49 20 EF FC	272	JSR	MISMATCH	PRINT BOTH BYTES	
FA40 20 80 F9	-273 -274 VRFY2 -	JSR	CROUT	GOTO NEWLINE	
FA4F: 90 EF	275 VRCTE	USR	NXTA4	BUMP BOTH A1 AND A4	
FA51: 60	275	BCC RTS	VRFY1	UEDIEV BONE	
FA52:	277 *	K 153		VERIFY DONE.	
FA52 A5 7B	278 MISMATCH	1100	0.613	PRINT ADDRESS OF A4	
. FA54: 20 AC F9	279	JSR	PRBYTE	FRINI ADDRESS OF A4	
FA57: A5 7A	280	L.DA	A4L		
FA59. 20 C2 F9	581	USR	PRBYCOL	OUTPUT A COLON FOR SEPARATOR	
FA5C: B1 7A	585 591				
FA5E: 20 70 FA	283	USR	(A4L), Y PRBYTSP	PRINT THE BYTE AND A SPACE	
FA61: 20 73 FA	284 PRINTAL		PRSPC	LEAD WITH A SPACE	
FA54 A5 75	285	LDA	A1H	OUTPUT ADDRESS A1	
FA66 20 AC F9	285	JSR	PRBYTE	70011 01 HDDREGG HI	
FA69: A5 74	287	LDA	AIL		
FA6B.20 C2 F9	288	JSR		SEPARATE WITH A COLEN	
FA6E B1 74					
	290 PRBYTSP	JSR	PRBYTE	PRINT BYTE POINTED TO BY A1	
FA73 A9 A0	291 PRSPC	LDA		PRINT A SPACE	
FA75: 4C 25 FC	292	JMP	COUT	END VIA OUTPUT ROUTINE	
FA78.	ጋወማ ቀ		·		
FA78 40 F8 03	294 USER	JMP	USERADR		
FA7B	295 *				
FA75.58	295 JUMP	PLA			
FA70: 68	297	PLA	•	LEAVE STACK WITH NOTHIN ON IT.	
FA7D: 20 D4 F9	278 00	JSR	A1PC	STUFF PROGRAM COUNTER	
FA80 60 72 00	299			JUMP TO USER PROG	
FA83	300 *				
FA83	301 RWERROR		#	PRINT ERROR NUMBER	
•	and the second of the second of the			and the second s	

FA80: 20 AC F9	89		90
	302	USR PRBYTE	PRIME THE OFFENDER
FA85 A9 A1	303	LDA #\$A1	FOLLOWED BY A "!"
FA88.20 25 FC	304	JSR COUT	
FA8B 20 07 FD	305 ERROR2	JSR NOSTOP	JOUTPUT A CARRAGE RETURN (NO STOPLET)
FA8E 40 04 F9	1905 ERROR	UMB MOM	
FA91	⊕© * *		•
FA91 A5 76	NOW DEST	LDA A2L	COPY AR TO A4 FOR DESTINATION OF
FA93.85 7A.	309	STA A4L	
FA95: A5 77	310	LDA AZH	
FA97.85 7B	311	STA A4H	
FA99. 601	312	RIS	
FA9A	3 : 3 - 3		and the entry of the first of t
FAMA 20 A4 FA	013 SEP	JER SPCE	SEPARATOR TEST STORE MODE OR DUMP.
FA9D: 98	317	TYA CUTADA	ZERO MODE.
FA9E FO 1D 1	316	BEQ SETMDZ	BRANCH ALWAYS
	317 *	DEC VEST	TEST FOR NO LINE.
FARE CO TO	GIR BUT	DEC YSAV	
FAAR FO 35 FAA4.CA	319 320 SAJE	BEO DUMPS	FIF NO LINE, GIVEM A ROW OF BYTES TEST IF AFTER ANOTHER SPACE
FAA5: DO 16	321	BNE SETMDZ	Find to Miles and their product
FAA7: C9 BA	322	CMP ##BA	STORE MODE?
FAA9: DO 48	303 303	BNE THOUME	A DI ORIL HODE!
FAAB 85 TC	241 S108	STA STATE	KEEP IT IN STORE STATE
FAAD. A5 76	377	LDA ARL	THE DYTE TO BE STORED
FAAF: 51 78	375 81081	STA (ABLAY)	POT IT IN MEMORY.
FAB: Ep 78	327	INC ABL	BUNP POINTER
FAH: DO 02	328	BNE DUMMY	
FABS E6 79	324	INC ASH	
865 5 60	BDC FIDMAN	RTS	LAKSO USED FOR 171 TO CLEAR MODE!
+ A(1)	71		
6A(a) A4 7D	BOD LA IMODE	CDS YEAV	, code INPUT CHARACTER
FARA 88	.333	DEY	
FABR B1 7E	334	•	7 7TO SET MODE.
FABU 85 TO	335 SEIMUZ	STA STATE	
FASE SQ	33.5	RIG	
F-4400	337 .		
PACCE APP 01	GARA READ	LDA #1	SET DISK COMMAND TO PEAD
FACR: 20	339	DFB \$20	DUMMY BIT TO SKIP 2 BYTES
FAC3. A9 02	340 WRITE	LDA #2	SET DISK COMMAND TO WRITE
FAC5 85 87	341 SAVEMD	STA IBCMD	
6AC7, A5, 74	342 RWLOOP	LDA ALL	
FAC9: 85, 85	343	A Committee of the Comm	COMMAND FORMAT IS -
	0.44		
FACH AS 78		LDA A1H	; BLOCKNUMBER JAPARESS ENGADDRESS
FACE OF 85	345	STA IBBUFP+1	
FACE 05 85 FACE 86 78	345 346	STA IBBUFP+1	
FACE 05 85 FACE A6 78 FADI A5 7A	345 346 347	STA IBBUFP+1 LDX A4H LDA A4L	SEND BLOCK NUMBER VIA X & A
FACE 05 85 FACE A6 78 FAD1 A5 7A FAD2 78	345 346 347 348	STA IBBUFP+1 LDX A4H LDA A4L SE1	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR
FACD 09 85 FACE A5 78 FADL A5 7A FADS 78 FAD4 20 74 E4.	345 346 347 348 349	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO	; SEND BLOCK NUMBER VIA X & A ; NO INTERUPTS WHILE IN MONITOR ; DO DISKO FEVER
FACD 09 85 FACE A5 78 FADL A5 7A FAD2 78 FAD4 20 74 E4. FAD7; BO AA	345 346 347 348 349 350	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO BCS RWERROR	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED
FACD 09 85 FACE A5 78 FADL A5 7A FADS 78 FAD4 20 74 54 FAD7; B0 AA FAD9: E6 7A	345 346 347 348 349 350 351	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO BCS RWERROR INC A4L	; SEND BLOCK NUMBER VIA X & A ; NO INTERUPTS WHILE IN MONITOR ; DO DISKO FEVER
FACD 09 85 FACE A5 78 FADL A5 7A FAD2 78 FAD4 20 74 E4. FAD7; BO AA	345 346 347 348 349 350	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO BCS RWERROR	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED
FACD 09 85 FACE A5 78 FADL A5 7A FADE 78 FADE 70 74 E4. FAD7; B0 AA FAD9: E6 7A FADB D0 02	345 346 347 348 349 350 351	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO BCS RWERROR INC A4L BNE NOVER	; SEND BLOCK NUMBER VIA X & A ; NO INTERUPTS WHILE IN MONITOR ; DO DISKO FEVER ; GIVE UP IF ERROR ENCOUNTERED ; BUMP BLOCK NUMBER
FACD 05 86 FACE A6 78 FADL A5 7A FAD2 78 FAD4 20 74 E4. FAD7; B0 AA FAD9: E6 7A FADB D0 02 FAD0 E6 7B	345 346 347 348 349 350 351 352 353	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A4H	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED
FACD 05 85 FACE A5 78 FADL A5 7A FADE 78 FAD7 80 AA FAD7: B0 AA FAD9: E6 7A FADB D0 02 FAD0 E5 7B FAD0 E5 75	345 346 347 348 350 351 352 353 354 NOVER	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A4H IDC A1H	; SEND BLOCK NUMBER VIA X & A ; NO INTERUPTS WHILE IN MONITOR ; DO DISKO FEVER ; GIVE UP IF ERROR ENCOUNTERED ; BUMP BLOCK NUMBER
FACD 05 86 FACE A6 78 FADL A5 7A FAD2 76 FAD7 80 AA FAD9: E6 7A FAD8 D0 02 FAD0 E6 7B FACE E6 75 FAE1: E6 75	345 346 347 348 350 351 352 353 354 NOVER 355	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A1H INC A1H	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP BAM ADDRESS BY 510 PYTEX
FACD 05 86 FACE A6 78 FADL A5 7A FAD2 TE FAD4 90 79 58 FAD7: B0 AA FAD9: E6 7A FAD8 D0 02 FAD0 E6 7B HA00 E6 75 FAE1: E6 75 FAE3: 20 98 F9	345 346 347 348 350 351 352 353 354 NOVER 355 356	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A1H INC A1H USR TSTA1	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP BAM ADDRESS BY SIZ BYDEX TEST FOR FINISHED
FACD 05 86 FACE A6 78 FAD1 A5 7A FAD2 78 FAD7 80 AA FAD7: E6 7A FAD9: E6 7B FAD9 E6 7B FAD9 E6 75 FAE1: E6 75 FAE3: 20 9B F9 FAE6: 90 DF	345 346 347 348 350 351 352 353 354 NOVER 355 356 357	STA IBBUFP+1 LDX A4H LDA A4L SE1 JSR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A1H INC A1H JSR TSTA1 BCC RWLOOP	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP BAM ADDRESS BY SIZ BYDEX TEST FOR FINISHED
FACD 08 86 FACE A6 78 FADE 78 FADE 78 FADE 78 FADE 80 AA FADE 60 7A FADE 60 7B FADE 60 7B FAEE 60 75 FAEE 80 90 DF FAEE 60 FAEE 60 FAEE 60 FAEE FAEE	345 346 347 348 350 351 352 353 354 NOVER 355 354 357 358 359 359	STA IBBUFP+1 LDX A4H LDA A4L SE1 JSR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A1H INC A1H JSR TSTA1 BCC RWLOOP	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP RAM ADDRESS BY SID BYTEX TEST FOR FINISHED NOT DONE, DO NEXT BLOCK
FACD 08 86 FACE A6 78 FADE 78 FADE 78 FADE 78 FADE 80 AA FADE 60 7A FADE 60 7B FADE 60 7B FAEE 60 75 FAEE 20 9B F9 FAEE 60 FAEE 60 FAEE FAEE FAEE FAEE FAEE FAEE FAEE FAEE	345 346 347 348 349 350 351 353 354 NOVER 355 356 357 358 359 *	STA IBBUFP+1 LDX A4H LDA A4L SE1 JSR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A4H INC A4H INC A1H INC A1H USR TSTA1 BCC RWLOOP PTS CHN MON9B EGU *	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP BAM ADDRESS BY SIZ BYDEX TEST FOR FINISHED
FACD 05 86 FACE A6 78 FADE 75 FADE 78 FADE 78 FADE 80 AA FADE 60 78 FADE 60 75 FACE 60 75 FACE 20 98 F9 FACE 60 FACE 60 FACE 75 FACE 7	345 346 347 348 349 350 351 352 353 354 NOVER 355 356 357 258 359 4 360 1 DUMP8	STA IBBUFP+1 LDX A4H LDA A4L SE1 JSR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A1H INC A1H USR TSTA1 BCC RWLOOP PTS CHN MON9B	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP RAM ADDRESS BY SID BYTEX TEST FOR FINISHED NOT DONE, DO NEXT BLOCK
FACD 05 86 FACE A6 78 FAD1 A5 7A FAD2 78 FAD4 70 79 68 FAD7 B0 AA FAD9 E6 7A FAD8 D0 02 FAD8 E6 75 FAE1: E6 75 FAE1: E6 75 FAE3: 20 98 F9 FAE6 60 FAE9 FAE9 FAE9 FAE9 FAE9: FAE9 A5 75 FAEB 85 77	345 346 347 348 349 350 351 353 354 NOVER 355 356 357 358 359 *	STA IBBUFP+1 LDX A4H LDA A4L SE1 JSR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A4H INC A4H INC A1H INC A1H USR TSTA1 BCC RWLOOP PTS CHN MON9B EGU *	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP RAM ADDRESS BY SID BYTEX TEST FOR FINISHED NOT DONE, DO NEXT BLOCK
FACD 05 86 FACE A6 78 FADE 75 FADE 78 FADE 78 FADE 80 AA FADE 60 78 FADE 60 75 FACE 60 75 FACE 20 98 F9 FACE 60 FACE 60 FACE 75 FACE 7	345 346 347 348 349 350 351 352 353 354 NOVER 355 356 357 258 359 4 360 1 DUMP8 2 3	STA IBBUFP+1 LDX A4H LDA A4L SE1 JSR BLGCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A1H	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP BAM ADDRESS BY SIZE BYTEX TEST FOR FINISHED NOT DONE, DO NEXT BLOCK OUTPUT 1 ROW OF BYTES
FACD 05 86 FACE A6 78 FAD1 A5 7A FAD2 78 FAD4 70 79 68 FAD7 B0 AA FAD9 E6 7A FAD8 D0 02 FAD8 E6 75 FAE1: E6 75 FAE1: E6 75 FAE3: 20 98 F9 FAE6 60 FAE9 FAE9 FAE9 FAE9 FAE9: FAE9 A5 75 FAEB 85 77	345 346 347 348 349 350 351 353 354 NOVER 355 354 357 358 359 359 360 1 DUMP8	STA IBBUFP+1 LDX A4H LDA A4L SE1 JSR BLGCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A1H INC A1H INC A1H INC A1H INC A1H STA A2H	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP BAM ADDRESS BY SIZE BYTEX TEST FOR FINISHED NOT DONE, DO NEXT BLOCK OUTPUT 1 ROW OF BYTES
FACD 08 85 FACE A6 78 FAD1 A5 7A FAD2 78 FAD4 70 74 68 FAD7 B0 AA FAD9 E6 7A FAD8 D0 02 FAD8 E6 75 FAE1: E6 75 FAE1: E6 75 FAE3: 20 98 F9 FAE6 60 FAE9 FAE9 FAE9 FAE9 FAE9 FAE9 FAE9 A5 75 FAEB 85 77 FAED1 20 C9 F9	345 346 347 348 349 350 351 352 353 354 NOVER 355 356 357 258 359 4 360 1 DUMP8 2 3	STA IBBUFP+1 LDX A4H LDA A4L SE1 JSR BLGCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A1H INC A1H INC A1H INC A1H STA A2H JSR TST80WID	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP BAM ADDRESS BY SIZE BYTEX TEST FOR FINISHED NOT DONE, DO NEXT BLOCK OUTPUT 1 ROW OF BYTES
FACD 05 85 FACE A6 78 FAD1 A5 7A FAD2 78 FAD4 20 74 E8 FAD7: BO AA FAD9: E6 7A FAD8 DO 02 FAD8 E6 75 FAE1: E6 75 FAE1: E6 75 FAE3: 90 DF FAE9 A5 75 FAE9 FAE9 FAE9 A5 77 FAED 20 C9 F9 FAED 20 C9 F9	345 346 347 348 349 350 351 352 353 354 NOVER 355 356 357 258 359 360 1 DUMP8 2 3	STA IBBUFP+1 LDX A4H LDA A4L SE1 JSR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A4H INC A1H INC A1H INC A1H JSR TSTA1 BCC RWLOOP RTS CHN MON9B EGU * LDA A1H STA A2H JSR TST8OWID DRA A1L	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP BAM ADDRESS BY SIZE BYTEX TEST FOR FINISHED NOT DONE, DO NEXT BLOCK OUTPUT 1 ROW OF BYTES
FACD 05 86 FACE A6 78 FAD1 A5 7A FAD2 78 FAD7 80 AA FAD7 80 AA FAD8 60 78 FAD8 60 78 FAES 20 98 F9 FAES 20 PF FAES 60 FAE9 A5 75 FAE9 A5 76 FAE9 A5 76 FAE9 A5 76 FAE9 A5 76 FAE9 A5 76 FAE9 A5 76	345 346 347 348 349 350 351 352 353 354 356 356 357 358 359 359 360 1 DUMP8 2 3 4	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A1H INC A1H INC A1H INC A1H INC A1H USR TSTA1 BCC RWLOOP PTS CHN MONSB EGU * LDA A1H STA A2H USR TST80WID DRA A1L STA A2L BNE DUMPO	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP BAM ADDRESS BY SID BYTES TEST FOR FINISHED NOT DONE, DO NEXT BLOCK OUTPUT 1 ROW OF BYTES GET WIDTH MASK INTO ACC BRANCH ALWAYS
FACD 05 85 FACE A6 78 FAD1 A5 7A FAD2 78 FAD4 20 74 E8 FAD7: BO AA FAD9: E6 7A FAD8 DO 02 FAD8 E6 75 FAE1: E6 75 FAE1: E6 75 FAE3: 90 DF FAE9 A5 75 FAE9 FAE9 FAE9 A5 77 FAED 20 C9 F9 FAED 20 C9 F9	345 346 347 348 349 350 351 352 353 354 NOVER 356 357 358 357 358 359 360 1 DUMP8 2 3 4	STA IBBUFP+1 LDX A4H LDA A4L SE1 USR BLOCKIO BCS RWERROR INC A4L BNE NOVER INC A1H INC A1H INC A1H INC A1H INC A1H USR TSTA1 BCC RWLOOP PTS CHN MONSB EGU * LDA A1H STA A2H USR TST80WID DRA A1L STA A2L BNE DUMPO	SEND BLOCK NUMBER VIA X & A NO INTERUPTS WHILE IN MONITOR DO DISKO FEVER GIVE UP IF ERROR ENCOUNTERED BUMP BLOCK NUMBER BUMP BAM ADDRESS BY THE BYTEX TEST FOR FINISHED NOT DONE, DO NEXT BLOCK OUTPUT 1 ROW OF BYTES GET WIDTH MASK INTO ACC

	02		4,383,	,296
rinost, no. ma	93	0.00	0.5054	94
FB84 90 F4 FB86:68	82 83	BCC	CLEOP1	
FB87: A8	84	TAY		
FB88: 48	85	PLA		RESTORE CURSOR POSITION
FB89 85 5C	86	STA	CH	
FB8B. 98	87	TYA		GET OLD CV IN ACC AGAIN
FB80 B0 23	88 8 7 *	BCS	SETCV	BRANCH ALWAYS
FB8E: A5 50	90 CLEOL	L.DA	СН	CLEAR TO END OF LINE FIRST
FB90:4C 89 FC	71	JMP	CLEOL1	CLERK TO LITE OF LINE 1 AND
FB93	92 *			
FB93-09-80	93 CONTROL	CMP	#\$80	
FB95.90 65	94	BÇC	DISPLAYX	; IF INVERSE
FB97 C9 8D FB99 DO 3A	95 TSTCR 96	CMP BNE	##8D TSTBACK	; IF CARRAGE RETURN THEN NEW LINE.
FB9B: 20 BE FB	97 CARRAGE		CLEOL	FIRST CLEAR TO THE END OF THIS LINE
FB9E 20 C3 FB	98	JSR	SETCHZ	FRESET CURSOR AND GOTO NEXT LINE (CARRY
FBA1 40 02 FC	99	JMP	NXTL IN	, THEN GOTO THE NEXT LINE. IS SET)
FBA4	100 *			
FBA4:	101 *			·
FBA4: A5 5D	102 CURUP	L.DA		TEST FOR TOP OF SCREEM
FBA6.C6 5D FBA8:C5 5A	103 104	DEC	CV W1NTOP	ANTICIPATE 'NOT' TOP
FBAA. DO OS	105	BNE		; IT'S NOT TOP, CONTINUE.
FBAC: A5 5B	106	LD/		WRAP AROUND TO BOTTOM
FBAE: 38	107 CURUP1			DECREMENT BY ONE
FBAF E9 01	108	583		
FBB1:85 5D	109 SETEV	STA	5 - 7 V	FRAVE NEW VERTICAL LINE
FBB3	110 BARRAL	s Filip	, ;	
FBB3:	111 CURDNI			
FBB3. A5 5D	112	L.D.	-	GET VALUES FOR FIRST PAGE (\$400)
FBB5: 10 4E	117	Bul	. BASCALCI	ALWAYS
FBB7 FBB7 24 68	ill4 » Titt ourlan		64*.c ==	TEST FOR SO OR 40
FBB9: 70 02	134	100		1651 FOR 50 DR 40
FBBB: E6 .50	117	Ide		
FBBD: E6 50	118 RIGHT:	100		, BUMP CUROSE HORIZONTAL
FBBF: A5 5C	119	LD		TEST FOR NEW LINE
FBC1 05 54	1.70	- (36)-	FIN STATE	
FBC3 A5 58	121 SETCHO			JUST IN CASE WE HAVE
FBC5 90 90	122	#1.		THORSE AT START OF MINT LINE
FBC7:85-50 FBC9:	123 SETCVH			CURSOR AT START OF NEXT LINE R WRAP AROUND
FBC9:	124 #DRAP 125 #	714153	CACCURATED	IR WRAP AROUND
FBC9 E6 5b	E & COKDON	11 100		MOVE CURSOR DOWN ONE LINE
FBCB A5 50	187	LDA		ANTICIPATE NOT BOTTOM
FBCD (5 58	17.6	CME	WINBTH	TEST FOR BOTTOM
FBCF 90 E2	ie	BCC	CURDNI	
FBD1: A5 5A	130	L.DA		·
FBD3.20 DC	131 12. *	BCS	SETCV	BRANCH ALWAYS
FBD5 09 88	- 103 (41546) - 103 (41546)	L CMF	° #\$88	, DACKEPACE?
FBD7. D0 50	134	B146		/ A/F3\ FY tout From 4.4
FPD9 24 58	135 CURLEF			TEST FOR FORTY OR EIGHTY MODE
FBLB 70 02	136	BVS	LEFTBO	
FBDD CA 5C	137	DEC	CH	
FDDH 05 50	138 FEL180			
FRE1: 30 06	: .)to	BM1		
	140	L.DA		TEST FOR WRAP ARGUND
FBE5 05 58 FBE7 10 3B	141 142	CMF BPL		
FBE9 20 A4 FB	143 LEFTUP			
FBEC A5 59	144	L DA		· · · · · · · · · · · · · · · · · · ·
FREE 85 50	145	STA		, SAVE NEW CURSOR POSITION.
FBFO LO ET	145	BME		ERANCH ALNAYS
EBES.	147 a			
FRFELOR AO	148 COUT2	CMF	#\$A0	, IS IT CONTROL CHARACTER
FBF4 90 9D	149	BCC		
FBF& 24 69	150	BIT		TEST FOR INVERSE
FBF8 30 52	151	BMI	DISPLAYX	,NO PUT IT OU T

E 38 A	29	:: pr		152		AND .	##17)		STRIP HI BIT
E.BE.C	20			153		X JSR	DISPLAY		
FREE		rs *7	ED.	154		וכבוי	CURIGHT		, MOVE CURSOR RIGHT
TOUGH.							SCHOLL		TITE BOTTOM RESET CHEO AND SCROLL
1				14.5		P.T.S			RESET CHOUNLY SE
11.				1 75					CALC DACK AND THE DACK! IF
F 12 + 1 * 1				150	BASCALI	PHA			CALC BASE ADR IN BAS4L, H
Fich				161		LSR	A		FOR GIVEN LINE NO.
$f^{\prime}(t_{i})$ at ,				167		AND	#\$03		OC=LINE NO. C=\$17
FCOC.				163 164		ORA STA	##04 BAS4H		; ARG=000ABCDE; GENERATE ; BAS4H=000001CD
FCOE:				165		EOR	##C		, BH3411-00000101
6610		(+1		166		STA	BASSH		
2012: 1013		1.03		167 168		PLA AND	#\$18		; AND ; BAS4L=EABAROOO
F015:				169		BCC	BSCLC2	,	DANAL-CADALOUV
F017:				170		ADC	#\$7F		
FC19		5E			BSCLC2	STA			
子で13b 子で1で				172		ASL ASL	A		
rican:		5E		174		ORA	BAS4L		
FC1F				175			BAS4L		
F023:		. 6 0		176 177		STA PLP	BASSL		SAME FOR PAGE 2
1 (12.4) 1 (12.4)					CTELRET				
Fig. 5.				179					
FC25. FC26		4 TS		130 181	COURT	PHA STY	TEMPY		SAVE CHARACTER
гчдо 19028.				182		STX	TEMPX		
FCRA			FC	193		JSR	COUT1		
FOM:				184		LDY	TEMPY		
1 41				195 185		LDX PLA	TEMEX		
F 0.36	၈၀			187		RTS			
FC33			00	188	* COUT1	-IMP	(CSWL)		NORMALLY COUT1
F033. F136:		or.	00	170		-20.11	(C DMLL)) HORIMEE, COOLI
FC3e					TSTBELL		#\$87		BELL?
FC3A.		18		198 193	.	BNE	LNFD	1	NO TEST FOR FORM FEED
FC3A:		10			BELL	LDX	#\$10		
FC3C				195		TXA			
ECOD: ECOC		; c >	ric.		BELLE BELLE	BIL	\$FFD8		
#3 4 1				199		BEO	BELLE		
			FF		BELLES	BIT	\$FFD8		
FC46- FC48-		F B		200 201		BNE DEY	BELLO		
i jay		63		202		PNE	BELL 2		
F 7 448		30	CO	203		BIT	4000 0		
FC 46 FC4F 1		pt, n		204 205		BNE	06LL1		
F 0 5 1		gan, Naj		200 20a		RTS -	An Try Confirm of		
FG52:				. N /		n. +*	San areas		The state of the s
FC50 FG54				***	Emiliaria	CMF ONFC	##SA CTRLRET		LINE FEED?
F-CBs	1		F 1	g. 1957		JSR	CURDOWN		MOVE CURSOR DOWN A LINE
F059				211		BCC	CTRLRET		BRANCH IF NO SCROLL NECESSARY.
FCSB:		5,		212	RORDLL .	LDA	WINTOP		START WITH TOP LINE
er en	400			3.14		PHA			SAVE IT FOR NOW
STBL.		r.)	ŗ	12		JSR	SETCV		GET BASCALC FOR THIS LINE MOVE CURRENT BASCALC AS DESTINATION
Historia Filozofia		٠.,			SCRUZ	UDX UDA	#3 · BAS4L, X		THEYE COMMENT BROWNED NO DESTINATION
Foat	200	4.4		248		STA		· ;	(TEMPORARY BASE ADDR.)
File Files				230		DEX BPL	SCRL2		
range. Politika				221		PLA	JUNES		GET DESTINATION LINE

FC68: 18	222	6 1.6	,	
	55 3	CLC	ша	CALCULATE COURSE 1 THE
FC6C: 69 01		ADC	#1	CALCULATE SOURCE LINE.
FC6E: C5 58	224	CMP	WINBTM	IS IT THE LAST LINE?
FC70: BO 15	225	BCS	LASTLN	YES, CLEAR IT
F072: 48	226	PHA		SAVE AS NEXT DESTINATION LINE
FC73:20 B1 FB	227	JSR	SETCV	GET BASE ADDR FOR SOURCE LINE
FC76: A5 .59	228	LDA	RMARGIN	, MOVE SOURCE TO DESTINATION
FC78: 4A	229	LSR	A	; DIVIDE BY 2
FC79 A8	230	TAY	• •	
FC7A: 88	231 SCRL3	DEY		DONE YET?
			araign a	
FC7B: 30 .E4	535	BITI	YORL1	, YES, DO NEXT LINE
FC7D: B1 5E	533	LDA	(BAS4L), Y	
FC7F: 91 62	234	STA	(TBAS4L), Y	
FC81:B1 60	235	LDA	(BASBL), Y	; MOVE BOTH PAGES
FC83191 64	236	STA	FEBASBL), Y	· ·
F085:90 F3	237	BCC	SCRLB	BRANCH ALWAYS
FC87 A5 58	238 LASTLN	LDA	LMARGIN	BLANK FILL THE LAST LINE.
FC89: 4A	239 CLEOL1	LSR	A	DIVIDE BY 2
FCBA: AB	240	TAY		7 M 5 V 8 M 10 M 1 M 1
	and the second s		0.50.5	
FCBB: BO 04	241	BCS	CLEOL2	and the same of th
FCBD A5 66	242	LDA	FORGND	(NORMALLY A SPACE)
FC8F 91 5E	243	STA	(BAS4L), Y	
F091.A5 67	244 CLEOL2	LDA	BROND	(IF 80 COLUMNS, ALSO A SPACE)
FC93: 91 60	245	STA	(BASSL), Y	
FC95: C8	246	INY	31	
FC96: 98	247	TYA		TEST FOR END OF LINE
FC97 OA	248			
		ASL	64 Canada Ca Ta Ca Ca	MULT BY 2 AGAIN
F098 C5 59	546	CMP	RMARGIN	and the same will also the same state of the sam
	250	$B \in C$	CLEOL1	, CONTINUE IF MORE TO DO.
FC9C 60	251	RTS		; ALL DONE.
FC9D:	252 ×			
FC9D, 24-68	253 DISPLAY	BIT	MODES	TEST FOR 40 OR 80
FC 9F1, 70 OC	254	B∀S	DOPLEO	STORE THE SINGLE CHARACTER AND RETURN
FIGA1: 46, 50	255	USR	() E1	INSURE PROPER 40 COLUMN OT FLAS
FCA3, 06 50	256	ASI.	CH	BY DROPPING DIT O
FCA5: 20 AD FC	257	JSR	DSPLEO	DISPLAY IN \$400 PAGE.
FCAB: A5 67	258	LDA	BKGND) ALSO SET BACKGROUND COLOR
FCAA 91 60'	259 DSPBKGN		(BASEL), Y	•
FCAC. 60	260	RTS		
FCAD	261 B			
FCAD. 48	262 DSPL80	PHA		; PRESERVE CHARACTER
FCAE. A5 5C	263	L.DA	CH ·	DETERMINE WICH PAGE
FCBO: 4A	264	LSR	A	
FCB1: A8	265	TAY		
FCB2 48	596	PLA		
FCB3 BO F5	267	BCS	DODDRAM	BRANCH IF \$900 PAGE
				ABRANCH IT \$500 FASC
FCB5:91 5E	268	STA	(BAS4L), Y	
FCB7. 60	269	RTS		
FCBB	270 *			
FCB8 B1 7E	271 NOTCR	L.DA		; ECHO CHARACTER
FCBA 20 25 FC	272	JSR	COUT	•
FCBD C9 88	273	CMP	#\$88	A BACKSPACE TO THE TOTAL TOTAL TO THE TOTAL THE TOTAL TO
FCBF FO 1D	274	BEG	BKSPCE	
FCC1 C9 98	275	CMP	#\$98	CANCEL?
FCC3:FO OB	276	BEG	CANCEL	
FCC5: E6 B0	277	INC	TEMP	
FCC7. A5 80	278	L.DA	TEMP	
FCC9 09 50	279	CIMP	#INBUFLEN	
FCCB: DO 17	ิลิยิด	BMt		NO WRAP AROUND ALLOWED.
FCCD: A9 DC	281 CANCEL			
				; DUTPUT BACKSLASH
FCCF: 20 25 FC	565	JSF		
FCD2: 20 EF FC	283	JSF	R CROUT	
FCD5.	284 GETLNZ	Z EQU	J **	
FCD5: A5 4B	285 GETLN	LDA	A PROMPT	
FCD7: 20 25 FC	286	JSF		
FCDA: AO 01	287	LDY		•
				PARK LYS NO LONG MARK SALES AND ALLES AND A SALES AND
FCDC: 84 80	588	STY		START AT BEGINNING OF INBUF
FCDE A4 80	289 BKSPCE	LDY	TEMP	
FCEO: FO F3	784	BEC	GETLN	
	290	۱ سبا جب		
FCE2: CA BO				RACK UP INPUT RUFFER
FCE2: C6 80 FCE4: 20 60 FD	291	DEC	TEMP	BACK UP INPUT BUFFER
FCE2: C6 80 FCE4: 20 60 FD FCE7: A4 80		DEC	TEMP R RDCHAR	BACK UP INPUT BUFFER GET INPUT

```
294
FCE9: 91 7E
                                    (INBUF), Y
                               STA
FCEB: C9 8D
                 295
                               CMP
                                     #$8D
                 296
                               BNE
FCED: DO C9
                                     NOTER
FCEF:
                 297 CROUT
                               EQU
FCEF: 20 00 00
                 298
                                                 FIRST FOR START/STOP
                               BIT
                                     KBD
FCF2: 10 13
                 299
                               BPL.
                                     NOSTOP
                               JSR
FCF4: 20 2E FD
                 300
                                     KEYIN3
                                                 READ KBD
FCF7: C9 A0
                               CMP
                                                 ; IS IT A SPACE?
                 301
                                     ##AQ
                                                YES, PAUSE TIL NEXT KEYPRESS.
                                     STOPLST.
FCF9: FO -07
                 302
                               BEG
FCFB: C9 8D
                               CHP
                                     #$(ED)
                                                 GUIT THIS OPERATION?
                 303
                               BUE
                                     NOSTOP
                                                ; NO. IGNORE THIS KEY.
FCFD: DO OB
                 304
FCFF: 4C 8B FA
                 305
                               MMP
                                     ERCORS
                                                 : YES, RESTART
FD02: AD: 00 CO
                 306 STOPLST LDA
                                     KBD
FD05: 10 FB
                 307
                               BPL.
                                     STOPLST
FD07: A9 8D
                 308 NOSTOP
                               LDA
                                     共享8D
FD09:40 25 FC
                 309
                               JMP
                                     COUT
FDOC:
                 310 *
FD00:60.70.00
                 311 RDKEY
                               JMP
                                     (KSWL)
FDOF:
                 312 *
FDOF: A9.7F
                 313 KEYIN
                               LDA
                                     #$7F
                                                 ; MAKE SURE FIRST 18 CURSOR
FD11:85 63
                 314
                               STA
                                     TBAS4H
FD13:20 88 FD
                 315
                               JSR
                                     PICK
                                                 ; GO READ SCREEN
FD16:48
                 316 KEYIN1
                               PHA
                                                 ; SAVE CHR AT CURSOR POSITION
FD17: 20 35 FD
                 317
                               JSR
                                    KEYWAIT
                                                 ; TEST FOR KEYPRESS
                                                 ; GO GET IT
FD1A: BO 08
                 318
                               BCS
                                    KEAINS
FD1C: A5 69
                                     CURSOR
                                                FOR A TIME
                 319
                               LDA
FD1E: 20 9D FG
                               JSR
                                    DISPLAY
                 320
FD21:20 35 FD
                                    KEYWAIT
                 321
                               JSR
                                                GO SEE IF KEYPRESSED
FD24: 68
                 322 KEYIN2
                               PLA
FD25: 08
                               PHP
                                                ; SAVE KEYPRESS STATUS
                 323
FD26: 48
                               PHA
                 324
FD27:20 9D FC
                 325
                               JSR
                                    DISPLAY
FD2A: 68
                               PLA
                 326
FD2B: 28
                 327
                               PLP
FD2C: 90 E8
                 328
                               BCC
                                    KEYIN1
FD2E: AD 00 CO
                 355 KEAIN3
                               LDA
                                    KBD
                                                READ KEYBOARD
FD31:20 10 00
                 330 MEYINA
                               BIT
                                    KBDSTRB-
                                                 CLEAR KEYBOARD STROBE
FD34: 60
                 331
                               RTS
FD35; E6 62
                 332 KEYWAIT
                              THE
                                    TDAS4L
                                                 ; JUST KEEP COUNTING
FD37: DO 09
                 333
                               G:UF
                                    KWAIT2
FD39: E6 63
                 334
                               INC
                                    HASAUT
                                    $$7F
FD3B: A9 7F
                 335
                               LDA
                                                ; TEST FOR DOME
FD3D: 18
                 336
                               CLC
FD3E: 25 63
                 337
                               AND
                                    TBAS4H
                               KEYRET
                                          RETURN IF TIMED OUT
FD40: FO 05
                           BEG
               338
                                KBD
FD42: 0E 00 CO
               STIAWN PEE
                           ASL
FD45: 90 EE
               340
                           BCC
                                KEYWAIT
FD47:60
               341 KEYRET
                           RIS
               342 *
FD48:
               343 *
FD48
FD48
               344 ESC3
                           FOU
                                GDESC
FD48: 20 77 FD
               345
                           JSR
                                          JSET TO + SION FOR CUPROB NOVER
FD#B: A5 68
               346 ESCAPE
                           LDA
                                MODES
FD40: 29 80
               347
                           AND
                                #$80
FD4F 49 AB
               348
                           EOR
                                #$AB
FD51:85 69
               349
                           STA
                                CURSOR
                                           FREAD NEXT CHARACTER
FD53:20 OC FD
               350 ESC1
                           JSR
                                RDKEY
FD56.A0 08
               351
                           LDY
                                #8
                                           : TEST FOR ESCAPE CUMMAND
FD58: D9 F0 FF
               352 ESCR
                                ESCTABL, Y
                           CMP
               353
FD5B; FO EB
                           BEQ
                                ESC3
FD5D:88
               354
                           DEY
                                           LOOP TIL FOUND OR DOME
FD5E. 10 F8
               355
                           BPL.
                                ESC2
FD60:
               356 *
               357 RDCHAR
                                #$80
                                           ; GO READ A CHARACTER
FD60: A9 80
                           LDA
                                MODES
FD62: 25 68
               358
                           AND
                                           ISAVE STANDARD CURSOR
               359
                           STA
                                CURSOR
FD54: 85 69
FD66.20 OC FD
                                RDKEY
               360
                           JSR
                                           ESCAPE CHARACTER?
                                #$9B
ED69: C9 98
               361
                           CMP
FD6B: FO DE
               362
                           BEQ
                                ESCAPE
                                           FORWARD COPY?
FD6D: C9 95
               363
                           CMP
                                #$95
FD6F: DO D6
                           BNE
                                KEYRET
               364
FD71:20 88 FD
                                PICK
                                           FIGET CHARACTER FROM SCREEN
               365
                           JSR
```

	103	7,505	104
EDZELAD EA	44	L 75 A 44 (5 (5 (5	SET UP INDEX TO CHRSET
FDCE: A9 FO			SET OF INDEX TO CHROCI
FDD0: 85 A4	45	STA YTEMP	
FDD2: A9 00	46	LDA #O	
FDD4. AA	1 .	fA4	
EDD5 95 B4	48 CIPTEMPS	G STA ROWTEMP:	$(\mathbf{X}^{n}, \mathbf{x}^{n})$. The $(\mathbf{X}^{n}, \mathbf{x}^{n})$ is the $(\mathbf{X}^{n}, \mathbf{x}^{n})$ is the $(\mathbf{X}^{n}, \mathbf{x}^{n})$.
FDD7, E8	a a	1 No.	
FDD8: E0 20	. 50	CFX #\$20 °	
FDDA DO FF	51	BNE ZIPTEMPS	.
FDDC: A9 05	52	LDA #5	FAKE THE FIRST BIT PATTERN
	e e		(PHANTOM 9TH BIT SHIFTED AS BIT O)
FDDE 18		NA Ú	CANAMIDIA AIU DII OUTEET UD DIE A.
FDDF 08	Υ 4	53.44F	•
FOEO 48	\$7.5°	PHA	
FDE1:86 A2	56 GENASC	31 X CTEMP	CENERATE THE ASCII
FDEB1 40 07	57 GASCII	CDY #7	, CODES FOR THE FIRST PASS
FDE5, A6, A2	58 GASCIR	ADX CTEMP	
FDE7 HA	50 GASO 13	184	
FREE ST AC	91 [©]	STA PORTE	STATE STATE CHR. O / 4
IDEA ES	45 1	1134	\$XXE≃(HR 1 0
FDER 88	· · ·	DEY	\$XXD=CHR 2 6
	దల్		
FDEC BOYON	63	OM1 GASCIA	. ∌XXC=CHR ∃ / 7
FDEE: CO OB	⇔	① 新華 3	* * XB = CHR 0 / 4
FIRE DO 10		SME GASSIS	\$ \$ \$ \$ \$ # Train 1 1 1 5 5
FRES IC F1	4.53	S102AU -0 N	。 (もxx9年CHR 元)。 60
EDE4 SO SE FE	67 GAS-14	USR INTEPORT	akxe=(HP 3 ′
6007 80 OB	ద్రాల్	BCS CBYTES	FOR DECODE CHARACTER TABLE
FEET C9 VA	5.0	CMF #\$A	SECOND SET OF 4"
FDFU NO Ec	70	SNE GASCII	
1000 Ha 24		1.7 #4.74	
			T 3 5 5 0 1 1 5 1 5 1 5 1 5 1 5 1 7 7 7
Fiath BO don	275 47 5 5 6 6 7 7 8 8 7 7 8 8 7 7 8 8 7 7 8 8 7 7 8 8 7 7 8 8 7 7 8 8 7 7 8 8 7 7 8 8 7 7 8 7 8 7 8 7 8 7 8 7 8 7 8	SHE GENASC	BRONSH ALMAY':
FE01-68		ALA	SECTORE BIT MATTERN
FE02-28	7.4	979	
FE03.A2 17	75	FDX #53	; (4 CHARACTERS OF 6 ROWS)
FESS, AO Ø5	78 COCLMS	LIDY #5	(FIVE COLUMNS)
1657 SA 88	77 CERRET	ROL GOWTEMPH	44, X BREAK BYIEL INTO
65 669 June 1	76 ·	ASIL A	, 5 BIT GROUPS
FEDA DO GE -	155	STIEL SHE YON!	, BRANCH IF MOLE DITS IN THIS BYTE
FERN 84 AD	80	STY CTEMP	
FERRIT SAL	31	DEC YTEMP	(NOTE: CARRY IS SET)
	82		BRANCH IF ALL DONE
			GET CHARACTER TABLE INDEX
FELD AND AND			
FE14 39 [4 FE]		LDA CHRSET-1	
FE17. 2A		JL A	; (CARRY KEEPS BYTE NON-ZERO UNTIL ALL E
FE18: A4 A2			RESTORE COLUMN COUNT ARE SHIFTED)
FE1A: 88	87 SHFTONT DE		GOT ALL FIVE DITS
FE1B.DO ÇĂ	88 B1		NO, DO NEXT
FE1D.CA	. 59 DE	ΞX	ALL ROWS DONE
FE1E: 10 E5	90 B	PL CCOLMS	NO, DO NEXT
FE20.08		⊣P	, SAVE REMAINING BIT PATTERN AND CARRY
FE21:48		-IA	
1822.20 28 FE	4.3 US	SR STURCHRS	, MOVE EM TO NON DISPLAYED VIDEO AREA
F825 40 01 F6	74 · J1	MP CBYTES	
FF#8	95 k		
reae	96 DONE E	2U 4	
FERB: AR IF	97 STORCHRS L	_DX #\$1F	MOVE CHARACTER PATTERNS TO VIDEO AREA
PE2A: A0:00	98 STORSET LI	DY #O	
	- 99 STOROW LI	DA ROWTEMP, X	
CERE OA	100 A9	31 A	SHIFT TO CENTER
	TOT A	UD #1879FF	STRIP EXTRA GARRAGE
FE31.91 AO		TA (CPORTL) Y	
FE34: 08	104	1177	
PE35:00 08		'	THIS GROUP DONF
		STOROW	NO. NEXT ROW
FE39 20 99 FE	h	AL GIUNUW TO NYTOODT	A SAME CAMPA TO SUMA
		R NXTPORT	
FE30: 09 08		11 TT 4P CD	; ALL ROWS STORED?
	109 B6		MEL KUMD DIUKEU:
	•	· m	
			(PARTIAL SET (\$478-\$5FF)
FE43. 60	112 87	1.5	TEMPLITHE DEL CARLOLANGEL

FE44: A9 01 114 GENDONE LDA FE46: B5 A2 115 STA FE4B: A9 60 116 GEN1 LDA FE4A: 20 DB C0 117 FE50: A9 20 119 CL A FE50: A9 20 119 CL A FE55: 20 AE FE 120 JOS FE55: 20 DA C0 121 BIT FE5B: 20 B8 FE 122 JOS FE5B: C6 A2 123 DEC FE5B: C6 A2 124 BPL FE5F: A9 08 125 LDA FE61: B5 A1 124 BPL FE6F: A9 08 125 CTA FE63: A0 07 127 NXTASCI LOS FE65: B1 A0 125 NXTASCI LOS FE67: 18 FE68: A9 08 125 CTA FE68: A0 07 127 NXTASCI LOS FE64: B1 A0 125 DEC FE64: B1 A0 132 DEC FE64: B1 A0 132 DEC FE65:	CTEMP #\$40 CWRTON VRETRCE #\$20 VRETRCE CWRTOFF CATCHR CTEMP GEN2 ##7 CFORTH #7 (CPORTL), Y NXTASC2	SET NORMAL MODE PREPARE TO SEND BYTES TO CHARACTER GENERATOR RAM WAIT FOR NEXT VERTICAL RETRACE WAIT AGAIN CHARACTERS ARE NOW LOADED REPEAT THIS SET FOR OTHER 64 CHARACTERS HAVE WE DONE ALTERNATES YET? NO, DO IT! BUMP ASCII VALUES FOR NEXT SET
FE72 90 EF 100 BCC FE74 50 156 RTS	NXTASCI	
FE75 A0 JG 137 GENG LDY FE77, A9 7F 138 LDA	' #\$3 °	SETUP ALTERNATE WITH UNDERLINES
FF79 99 FC 05 139 UNDER STA		
FE7F 38 141 DEY	•	
FE80 10 (11) (42 BPL) FE82 AS 08 143	. UNDER LDA #\$8	
FE84 81 41 144	STA CPORTH	
FESS: DO: CO 145	BNE GEN1	
FE88: 146 * 147 ALTCHR	LDY #7	ADJUST ASCII FOR ALTERNATE SET
FEBA B1 A0 148 ALTC1	LDA (CPORTI	•
FE00.49 20 149	EOR #\$20	; \$20>0 \$4 0 >\$60
FESE: 91 AO 450	STA (CPORTI	L),Y
FE90:88 151 FE91:10 F7 152	DEY BEL ALTC1	ADJUST THEM ALL
FE93: 20 99 FE 153	USK NXTPOR	
FE96: 90 FO 154	BCC ALTCHR	
FE98: 60 155 FE99: 156 *	RTS	
FE99: A5 AO 157 NXTPORT	LDA CPORTL	CONVERT \$78->\$FB OR \$F8-\$78
FE9B: 49 80 158	EDR ##90	
FE9D: 85 AO 159	STA CHORTL	
FE9F: 30 02 160	BMI NOHIGH	7.77 O TILIFIL 8
FEA1: E6 A1 161 FEA3: A5 A1 162 NDHIGH	INC CPORTH	; IF =C THEN =4
FEA5: C9 OC 163	CMP ##C	
FEA7: DO 04 164	BNE PORTON	
FEA9: A9 04 165	LDA ##4	
FEAB: 85 A1 166 FEAD: 60 167 PORTON	STA CPORTH	
FEAE: 168 *		
FEAE: 169 *		
FEAE: 85 A3 - 170 VRETRCE		SAVE BITS TO BE STORED
FEBO: AD EC FF 171 FEBO: 29 3F 172	LDA CB2CTRU AND ##3F	CONTROL PORT FOR 'CB2' RESET HI BITS TO O
FEB5: 05 A3 173	ORA CTEMP1	r remove and the second of the
FEB7: 8D EC FF 174	STA CB2CTRL	
FEBA: A9 08 175 FEBC: 8D ED FF 176	LDA #\$8 STA CB2INT	TEST VERTICAL RETRACE
FEBF: 20 ED FF 177 VWAIT	BIT CBSINI	WAIT FOR RETRACE
FEC2: FO FB 178	BEG VWAIT	to the control of the
FEC4: 60 179	RTS	
FEC5: 180 *	E(0)) ×	
FEC5: 181 CHRSET	EGO *	

	107	·
	B2 DFB	\$FO, \$01, \$82, \$18
FEC9: 18 FEC9: 40-84-81 - 10	B3 DFB	\$40,\$84,\$81,\$2F
FECC: 2F FECD: 58 44 81 10	∃4 DFB	\$58, \$44 ,\$81,\$29
FEDO: 29		
FED1: 02 1E 01 10 FED4: 91	B5 DFB	\$02, \$1E, \$01, \$91
FED5: 7C 1F 49 18	B6 DFB	\$7C,\$1F,\$49,\$30
FED9:30 FED9:8A 08 43 -10	37 DFB	\$8A, \$0B, \$43, \$14
FEDC: 14 FEDD: 31 2A 22 18	ee DFB	\$31,\$2A,\$22,\$13
FEE0: 13		
FEE4: 91	39 DFB	\$E3, \$F7, \$C4, \$91
FEE5: 48 A2 DA 19	70 DFB	\$48, \$A2, \$DA, \$24
FEEC: BC	91 DFB	\$C6,\$4A,\$62,\$8C
FEED: 24 C6 F8	192	DFB \$24, \$C6, \$FB, \$63
FEFO 63		
FEF1 80 01 46 FEF4 17	193	DFB #80, \$C1, \$46, \$17
FEF5: 52 8A AF	194	DFB \$52,\$8A,\$AF,\$16
FEF8 16	יים כיים	
FEF9 14 E3 33 FEFC 31	195	DFB \$14,\$E3,\$33,\$31
FEED CA F8 DC	198	DFB \$C6, \$F8, \$DC, \$73
FF00 73 FF01 3F 46 17	197	DFB \$3F,\$46,\$17,\$62
FF04.62		
FF05 80 21 E6	198	DFB \$80,\$21,\$E6,\$18
FF08 18 FF09 6A 8D 61	.199	DFB \$6A, \$8D, \$61, \$CF
FEOG. CF		
FFOD 18 62 74 FF10 D1	200	DFB \$18,\$62,\$74,\$D1
FF11 B9 18 49	201	DEB \$89, \$18, \$49, \$40
FF14, 4C	aca	TOPTO ABOVE ABOVE ABOVE
FF15 91 CO F3 FF18 C9	202	DFB #91, #CO #F3, #09
FF19 20 91 CO	503	DFB \$20,\$91,\$00.\$14
FF10 14 FF1D 1D 80 EF	204	DFB \$1D,\$8C,\$EF,\$07
FF20-07		
FF21:17 43 88 FF24:31	205	DF3 \$17, \$43, \$88, \$31
FF25:84 1E DF	206	DFB \$84 \$1E \$DF \$0B
FF28 OB	77.75.79 77.75.79	INDIA AMERIKAN AMERIK
FF29:31 84 F8 FF20 FE	207	DFB \$31, \$84,\$F8,\$FE
FREN 77 BE BE	208	DFR \$77, \$3E, \$3E, \$17
FF30 17 . FF31 62 80 FD .	209	DFB #62. #80, #FD, #07
FF34:07	Sim Set 1	THE ASSESSMENT OF THE PROPERTY
FF35,50 E3 OB	210	DFB \$50, \$E3, \$OB, \$51

FF41.01

FF8D.82 B8 2F

FF90: 8E

02 20 %

513

110

\$01,\$02,\$20,\$42

FF44 42 FF45 BE 4: 214 DFP \$3E,\$41,\$18,\$8C FF48 80 FF47:08 90 70 J. 1. 25 DFB \$08,\$00,\$70,\$EE FF40.EE FF40:00 11 1 310 DFB \$00,\$11,\$11,\$21 PROP 21 FFS1 11 US E 7 1 DEB \$11, \$02, \$EO, \$30 医医乳毒素 FF55 21 31 0 219 DEB \$21,\$31,\$02,\$EO FF58 EC

OF B

FF59.10:00 CL 219 DFB \$10,\$00,\$08,\$89 FF50.89 FF50 80 62 14 220 DFB \$80,\$62,\$14,\$14

FF60: 1F FF61: 46 A2 DE 221 DFB \$46, \$A2, \$DE, \$43 FF64,43 FF65 2C 04 80 222 DEB \$20,\$04,\$88,\$BE FF68.BF FF69 FF CE 70 223 DFB \$FF, \$CE, \$7D, \$37 FF6C: 37 FF6D 49 88 95 224 DFB \$49, \$88, \$95, \$18 FF70 18 FF71 98 09 al 325 DFB \$98,\$09,\$62,\$D1 FF74 51 FF75 44 E8 88 556 DFB \$44, \$E8, \$88, \$FB FF78: FB FF79: 02 90 40 257 DFB _\$02,\$90,\$40,\$00 FF70 00

FF70 10 E0 0: 225 DFB \$10,\$E0,\$03,\$02 FF80: 02 FF81:00 40 00 555 DFB \$00,\$40,\$00,\$00 FF84: 00 \$08,\$00,\$00,\$28 FF85 08 00 00 230 DFB FF88 28 FF89 10 42 44 \$10, \$42, \$44, \$25 231 DEB FF80 25

FF90:48
FF91:25 44 10 233 DFB \$25,\$44,\$10,\$82
FF94:82
FF95:02 00 2F 234 DFB \$02,\$00,\$2F,\$5A
FF98:5A
FF99:40 45 02 235 DFB \$40,\$45,\$02,\$8E

DFB

\$82,\$B8,\$2F,\$48

232

FF9D 64 50 90 236 DFB \$64,\$50,\$90,\$01 FFAO: 01 FFA1 3E 26 42 237 DFB \$3E,\$26,\$42,\$80 FFA5 21 80 00 238 DFB \$21,\$80,\$00,\$05

FFA8: 05
FFA9: 00 F8 80 239 DFB \$00,\$F8,\$80,\$00
FFAC: 00
FFAD: 05 08 F8 240 DFB \$05,\$08,\$F8,\$80
FFB0: 80

FFB1: 28 05 88 241 DFB \$28,\$05,\$88 FFB4: 242 * FFB4: 243 HOOKS EQU * FFB4: FB 244 DW COUT2

FFB6 OF FD 245 DW KEYIN FFB8: 246 *

```
247 VBOUNDS EQU *
                        DFB $0,$50,0,$18
 FFB8: 00 50 00
             248
 FFBB: 18
              249 *
 FFBC 4C 89 F6
                        JMP
                            RECON
                                    IN DIAGNOSTICS
              250 NMIRQ
 FFBF 40
              251
                        RTI
 FFCO: C3 CF DO
                        ASC
                            COPYRIGHT JANUARY, 1980 APPLE COMPUTER INC. JRH'
              252
 FFC3: D9 D2 C9
 FFC6 C7 C8 D4
 FFCC CE D5 C1
 FFCF: D2 D9 AC
FFD2: AO B1 B9
FFD5 B8 BO AO
FFD8: AO C1 DO
FFDB: DO CC C5
FFDE: AO C3 CF
FFE1: CD DO D5
FFE4: D4 C5 D2
FFE7 AO C9 CE
FFEA C3 AE AE
FFED CA D2 C8
                  253
                                CHN
                                     MONVECT
FFFO:
FFF0:
                    1 4
FFF0:00
                    2 ESCTABL DFB
                                     $CC
FFF1: DO
                    3
                                DFB
                                     $DO
FFF2 D3
                    4
                                DFB
                                     $D3
                    5
FFF3: 84
                                     华日4
                                DFB
FFF4: B8
                    6
                                DFB
                                     $B8
FFF5 88
                    7
                                DEB
                                     $88
EFF6: 95
                    8
                                DFB
                                     $95
FFF7.8A
                   , cy
                                DEB
                                     $8A
                   10
                                DFB
FFF8 8B
                                     $83
                               DFB
FFF9: 00
                   11
                                     $QQ
                                                  MOTHING
FFFA:
                   12 *
FFFA CA FF
                                     $FFCA
                   IMM EI
                               DW
                                                FIRST DIAGNOSTICS
FFFC: EE F4
                   14 RESET
                               DW
                                     DIAGN
FFEECD FF
                  15 IRQ
                               DW
                                     $FFCD
 3000:
                   ió ≮
 *** SUCCESSFUL ASSEMBLY: NO ERRORS
                                       F9D4 A1PC
                                                          F9D7 A1PC1
  75 A1H
                     74 A1L
  77 A2H
                      76 A2L
                                         79 A3H
                                                            78 A3L
                                        AO ADR
                                                          FEBA ALTC1
  7B A4H
                      7A A4L
                                                          FB46 ASC3
                    FB2C ASC1
                                       FB38 ASC2
FE88 ALTCHR
                                                         F9E1 ASCII2
                                       F9DF ASCII1
                   FA09 ASCIIO
FA06 ASCDONE
                                       5F BAS4H
                    F9F2 ASCII3
                                                            5E BAS4L
FA07 ASCII
                                      FCO5 BASCALC1
                                                         ?FBB3 BASCALC
  61 BASSH
                     60 BASSL
                                                         FC3A BELL
                                       FC43 BELL3
FC3D BELL1
                    FC3E BELL2
                                       67 BKGND
FC19 BSCLC2
                    FA11 BITON
                                                          FCDE BKSPCE
FA15 BITOFF
                  F479 BLOCKIO
                                                          FCCD CANCEL
FAAO BL1
                   FFEC CB2CTRL
                                      FFED CB2INT
                                                          FEO1 CBYTES
?FB9B CARRAGE
                    5C CH
                                       FEC5 CHRSET
                                                         ?FAOA CKMDE
FE05 CCOLMS
                                                         FC91 CLEOL2
                                       FB8E CLEOL
?FD98 CLDSTRT
                    FC89 CLEOL1
                                     FB69 CLSCRN
                                                       F91C CMDSRCH
                  FB7A CLEOP1
FB71 CLEOP
                                                       FB49 CDL80
                                       FB4F COL40
F96C CMDTAB
                    F97C CMDVEC
                                       FBF2 COUT2
FB93 CONTROL
                    FC33 COUT1
                                                          FC25 COUT
                                      F9FB CRCHK
                                                        FA26 CRMON
  A1 CPORTH
                    AO CPORTL
                    FE07 CSHFT
                                     ? 6F CSWH
FCEF CROUT
                                                           6E CSWL
                                                        FBB3 CURDN1
                                     FC24 CTRLRET
  A3 CTEMP1
                    A2 CTEMP
FBC9 CURDOWN
                                      FBD9 CURLEFT
                                                       69 CURSOR
                 FBB7 CURIGHT
```

		110				TIT		
FBAE	CURUP1	FBA4	CURUP	5D	CV		CODA	CWRTOFF -
CODB	CWRTON	FA91	DEST	F4EE	DIAGN		F941	DIGIT
F96B	DIGRET	FBFC	DISPLAYX	FC9D	DISPLAY		FE28	DONE
	DSPBKGND	FCAD	DSPL80	FAR7	DUMMY		FAFC	DUMPO
	DUMP 1	· - · · -	DUMP2		DUMP3			DUMPB
	DUMPASC	7FAF9			ENTRY			ERROR2
	ERROR	· · · · · · · · · · · · · · · · · · ·	ERROR1	?FD53			FD58	i i
	ESC3		ESCAPE		ESCTABL			ESCVECT
	FORGND		GASCI1		GASC12			GASCI3
	GASCI4		GEN1		GEN2			GENASC
FE44	GENDONE	?FDC6	GENENTR	FCD5	GETLN			GETLNZ
F920	GETNUM	FD77	GDESC	FA7D	GO.		FFB4	HOOKS
85	IBBUFP	87	IBCMD	82	IBDRVN		81	IBSLOT
. 50	INBUFLEN	7E	INBUF	?FBFF	INCHORZ		?FFFE	IRQ
FA7D	JUMP	CO10	KBDSTRB	0000	KBD		FD16	KEYIN1
FD24	KEYIN2		KEYIN3	2FD31	KEYIN4			KEYIN
	KEYRET		KEYWAIT		KSWH			KSWL
	KWAIT2		LASTLN		LEFT80			LEFTUP
-								
	LMARGIN	· · · · · · · · · · · · · · · · · · ·	LNFD	 ·	MASK			MISMATCH
	MODES	F904	*		MONZ			MOVE
FA31	MOVNXT	FFBC	NMIRG	?FFFA	NMI		FEA3	NOHIGH
FD07	NOSTOP	, FCB8	NOTCR	FADF	NOVER		F992	NXTA1
F980	NXTA4	FE65	NXTASC2	FE63	NXTASCI		F94F	NXTBAS
F947	NXTBIT	F959	NXTBS2		NXTCHAR		F932	NXTCHR
	NXTINP		NXTLIN		NXTPORT			OLDPC
	PCH		PCL		PICK40		FD88	
	PORTON		PRA1BYTE		PRBYCOL			PRBYTE
	PRBYTSP		PRCOLON		PRHEX2			PRHEXZ
	PRHEX		PRINTA1		PROMPT			PRSPC
	RDCHAR		RDKEY		READ			RECON
FA19	REPEAT		REPEAT1		RESET		F7FF	
F900	RET2	F882	RET3	F9AB	RETA1		FBBD	RIGHT1
59	RMARGIN	B4	ROWTEMP	EBAR	RWERROR		FAC7	RWLOOP
?FAC5	SAVCMD	F912	SCAN	FC61	SCRL1		FC63	SCRL2
FC7A	SCRL3	58	SCRNLOC		SCROLL		FA9A	SEP
	SETBOA	FB53	SET80	FB67	SETBOB		FBC3	SETCHZ
	SETCV		SETCYH		SETMDZ			SETMODE
	SETUP		SETUP1		SHFTCNT		FAA4	
	STACK		STATE		STOPLST			STORI
	STORCHRS		STOROW		STORSET		?FAAB	
	SVMASK		TBAS4H		TBASAL			TBASSH
-	TBASEL		TEMPX		TEHP			
			TSTSOWID					TEMPY
	TOSUB			·-	TSTA1			TSTBACK
	TSTBELL		TSTOR		TSTDUMP			UNDER
	USERADR		USER		SQNUQQY			VRETRCE
	VRFY2		VRFY		VRFY1			VWAIT
	MTENIW		WINTOP		WRTE		7.0	YSAV
	YTEMP		ZIPTEMPS		ZETATE			
	INBUFLEN		SCRNLOC		LMARGIN			RMARGIN
5A	WINTOP	5B_	WINBTM		CH		50	
5E	BAS4L	· 5F	BAS4H	60	BASSL		61	BASSH
62	TBAS4L	63	TBAS4H	. 64	TBASBL		? 65	TBASSH
66	FORGND	67	BKGND	68	MODES		69	MASK
69	CURSOR	6A	STACK	6B	PROMPT		చ౦	TEMPX
	TEMPY	6E	CSWL	? 6F	CSWH		70	KSWL
	KSWH		PCL		PCH		74	A1L
	AIH	•	A2L		A2H			AGL
	A3H		A4L		A4H			STATE
					TEMP			IBSLOT
	YSAV		INBUF					
	IBDRVN		IBBUFP		IBCMD			CPORTL
	ADR		CPORTH		CTEMP			CTEMP 1
	YTEMP		ROWTEMP		USERADR		0000	
C010	KBDSTRB	CODA	CWRTOFF		CWRTON			BLOCKIO
FAEE	DIAGN	F589	RECON	F7FF	RET1		F882	RETS
F900			ENTRY	F904			F908	MONZ
,								

F912	SCAN	F915	NXTINP		F91C	CMDSRCH		F920	GETNUM
F932	NXTCHR	F941	DIGIT		F947	NXTBIT		F94F	NXTBAS
F959	NXTBS2	F95E	TOSUB		F967	ZSTATE		F96B	DIGRET
F960	CMDTAB	F970	CMDVEC		F980	NXTA4		F992	NXTA1
F993	TSTA1	F9AB	RETA1		F9AC	PRBYTE	?	F935	PRHEX
F9B7	PRHEXZ	F9BF	PRHEX2		F902	PRBYCOL	?	F905	PROGLON
F909	TSTEOWID	F9D1	SVMASK		F9D4	A1PC		F9D7	A1PC1
F9DE	OLDPC	F9DF	ASCIII		F9E1	ASCI12		F9F2	ASCI13
F9FB	CRCHK	FA05	ASCDONE		FA07	ASCII		FA09	ASCIIO
?EAQA	CKMDE	FA11	BITON		FA15	BITOFF	,	FA19	REPEAT
FA21	REPEAT1	FA24	CRMON		FAZC	MOVE			MOVNXT
FAGB	VRFY	FA40	VRFY1			VRFY2			MISMATCH
FA61	PRINTAL	FA6E	PRAIBYTE		FA70	PRBYTSP		FA73	PRSPC
	USER	FA7B	JUMP		FA7D	GO			RWERROR
FABB	ERROR2	FASE	ERROR		FA91	DEST		FA9A	SEP
FAAO			SPCE		PEAAB				STORI
	DUMMY		SETMODE			SETMDZ			READ
1	WRITE		SAVCMD			RULCOP			NOVER
	DUMPB		TSTDUMP			ERROR1			DUMP
4 4	DUMPO		DUMP 1			DUMP2			DUMPB
	DUMPASC		ASC1			ASC2			A503
	00L80		COL40			SETBO			SETSOA
3	SETBOB		CLSCRN			CLEOP			CLEOP1
	CLEOL		CONTROL			TSTCR			CARRAGE
	CURUP		CURUP 1			SETCY			CURDNI
	BASCALC		CURIGHT			RIGHT1			SETCHZ
	SETCVH		CURDOWN			TSTBACK			CURLEFT
	LEFT80		LEFTUP			COUT2			DISPLAYX
A Company of the Comp	INCHORZ		NXTLIN			BASCALC1			BSCLCZ
	CTRLRET		COUT			COUT1			TSTEELL
-	BELL		BELL 1			BELL2			BELLS
	LNFD		SCROLL			SCRL1			SCRL2
	SCRL3		LASTLN			CLEDL 1			CLEULZ
FCOD	DISPLAY	FCAA	DSPBKGND			DSPLBO		FCBS	MOTOR
	CANCEL.		GETLN			GETLNZ			BKSPCE
FCE4	NXTCHAR	FCEF	CROUT	٠.	FD02	STOPLST	2.4	FD07	MOSTOP
FDOC	RDKEY	EDOF	KEYIN		FD16	KEYIN1		FD24	KEYIND
	KEYIN3		KEYIN4			KEYWAIT			KWATTE
FD47	KEYRET	FD48	ESC3		FD4B	ESCAPE			ESC1
FD58	ESC2	FD60	RDCHAR		FD77	GOESC		-D7F	ESCYECT
FD88	PICK	FD95	PICK40		2FD98	CLDSTRT	24	=D90	SETUP
FDA2	SETUP1		GENENTR		FDD5	ZIPTEMPS	F	DE 1	GENASC
FDE3	GASCI1	FDE5	GASCI2			GASCIB	F	DF4	GASCI4 '
	CBYTES	FE05	CCOLMS		FE07	CSHFT			SHETCHT
FE38	DOME	FE28	STORCHES		FE2A	STORSET			STOROW
	GENDONE	FE48	GEN1		FE63	NXTASCI			NXTASC2
FE75	GEN2	FE79	UNDER			ALTCHR	F	E8A	ALTC1
	NXTPORT	FEA3	NOHIGH		FEAD	PORTON	F	EAE	VRETRCE
FEBF	VWAIT	FEC5	CHRSET		FFB4	HOOKS	F	FB8	VBOUNDS
	NMIRG		CB2CTRL		FFED	CB2INT			ESCTABL
?FFFA	NMI	?FFFC	RESET		PEFFE	IRG			

I claim:

- 1. In a digital computer which includes a central processing unit (CPU), a random-access memory (RAM), an address bus interconnecting said CPU and RAM such that said CPU addresses locations in said RAM and a data bus interconnecting said CPU and RAM, said CPU for certain functions addressing predetermined locations in said RAM with a predetermined range of address signals, an improvement comprising:
 - detection means for detecting said predetermined range of address signals, coupled to said address bus-
 - register means for storing digital signals, coupled to said data bus, and;
 - switching means for coupling said digital signals stored in said register means to said address bus when said detection means detects said predetermined range of said address signals;
 - whereby data for said certain functions normally 20 stored by said CPU in said predetermined locations may be stored elsewhere in said RAM, thereby enhancing the performance of said computer.
- 2. The improvement defined by claim 2 wherein said detection means detects all binary zeros.
- 3. The improvement defined by claim 1 wherein said switching means comprises a multiplexer controlled by said detection means for selecting said register means.
- 4. The improvement defined by claim 1 including a read-only memory coupled to said address bus and said 30 data bus.
- 5. The improvement defined by claim 4 wherein said stored signals in said register means provide a pointer for locations in said RAM during a direct memory access transfer.
- 6. The improvement defined by claim 5 wherein said read-only memory in response to signals on said address bus provides instructions to said CPU causing it to increment address signals during said direct memory access transfer.
- 7. In a digital computer which includes a central processing unit (CPU), a random-access memory (RAM), an address bus having a first plurality and a second plurality of lines for coupling said CPU with said RAM, and a data bus interconnecting said CPU 45 and RAM, said CPU for certain operations addressing predetermined locations in said RAM with address signals on said first plurality of lines by coupling a predetermined address on said second plurality of lines, an improvement comprising:
 - register means for storing signals, coupled to said data bus:
 - multiplexing means coupled to said second plurality of lines and said register means for selecting signals from one of said second plurality of lines and said 55 register means:
 - logic means coupled to said second plurality of lines and said multiplexing means for causing said multiplexing means to select signals from said register means when said CPU couples said predetermined address on said second plurality of lines;
 - whereby said signals from said register means provide alternate locations in RAM for storage associated with said certain operations.
- 8. The improvement defined by claim 7 wherein said predetermined address is all binary zeros.

118

- 9. The improvement defined by claim 7 including a read-only memory coupled to said address bus and said data bus.
- 10. The improvement defined by claim 8 wherein said stored signal in said register means provides a pointer for locations in said RAM during a direct memory access transfer.
- 11. The improvement defined by claim 9 wherein said read-only memory in response to signals on said address bus provides instructions to said CPU causing it to increment address signals during said direct memory access transfer.
- 12. In a digital processor used in conjunction with a display, said processor including a data bus and an address bus, a memory comprising:
 - a first plurality of memory devices for storing data, coupled to receive data from said data bus;
 - a first memory output bus coupled to receive data from said first plurality of memory device;
 - a second plurality of memory devices for storing data coupled to receive data from said data bus;
 - a second memory output bus coupled to receive data from said second plurality of memory devices;
 - addressing means coupled to said address bus for providing address signal for addressing said first and second plurality of memory devices;
 - first switching means for selecting data from one of said first and second memory buses for coupling to said data bus, said first switching means coupled to said first and second memory bus and said data bus;
 - second switching means for selecting data from said first and second memory buses for coupling to said display, said second switching means coupled to said first and second memory buses and said display; and,
 - circuit means for coupling one of a selected said first and second memory buses to said addressing means such that data from said selected one of said buses provides addressing information for selecting subsequent locations in said memory devices when said data bus is receiving data from the other of said memory buses,
 - whereby said memory provides data for a high resolution display and whereby some data stored in said memory is used for remapping locations in said memory.
 - 13. The memory defined by claim 12 wherein said circuit means comprises a multiplexer, said multiplexer selecting between said data from said selected one of said buses and bank switching signals coupled to said multiplexer.
 - 14. The memory defined by claim 13 wherein said multiplexer is controlled by a logic circuit which is coupled to said address bus and said selected one of said buses
 - 15. The memory defined by claim 14 wherein said logic circuit causes said multiplexer to select said bank switching signals each time said processor switches an OP code.
 - 16. In a digital computer with a memory, which is used in conjunction with a raster scanned display, said display including a digital counter which provides a vertical count representative of the horizontal line scanned by the beam for said display, said memory providing data for displaying rows of characters, an

10

addressing means coupled to said memory for scrolling displayed characters, comprising:

an adder having a first and a second input terminal, the output of said adder providing a portion of an address signal for said memory, said first terminal of said adder being coupled to receive the lesser significant bits of said vertical count;

said computer providing a periodically repeated sequence of digital numbers coupled to said second terminal of said adder, said sequence of digital numbers provided by said computer having a maximum value equal to the number of scanned lines in each of said rows,

whereby the characters on said display are scrolled with a minimum of movement of data within said memory.

17. The addressing means defined by claim 16 wherein said sequence of digital numbers is incremented for each displayed frame.

18. In a ditital computer which includes a single chip central processing unit (CPU), a random-access memory (RAM), an address bus interconnecting said CPU and RAM such that said CPU addresses locations in said RAM, and a data bus coupled to said CPU and 25 RAM, said CPU for certain functions addressing the zero page in said RAM by providing binary zeroes on certain lines of said address bus; an improvement comprising:

a detection circuit for detecting said binary zeroes on 30 said certain lines of said address bus;

a register for storing digital signals, said register coupled to said data bus for receiving digital signals from said data bus; and,

a multiplexer for selecting between said digital signals stored in said register and said certain lines of said address bus, said multiplexer being controlled by said detection circuit so as to select said register when said binary zeroes are detected on said certain lines of said address bus;

40

whereby data for said certain functions normally stored on page one of said RAM, may be stored elsewhere in said RAM, and still easily addressed by said CPU.

19. The improvement defined by claim 18 wherein 45 one of said stored signals from said register is coupled to said multiplexer through an exclusive OR gate, said gate being coupled to one of said certain lines of said address bus.

20. The improvement defined by claim 18 or 19 50 predetermined state. wherein said computer provides an alternate stack sig-

nal and wherein said detection circuit also detects addresses for page one on said address bus, and said multiplexer selects said register if said page one addresses are detected and said alternate stack signal is in a predetermined state.

21. In a digital computer which includes a central processing unit (CPU), a random-access memory (RAM), an address bus interconnecting said CPU and RAM such that said CPU addresses locations in said RAM and a data bus interconnecting said CPU and RAM, said CPU for certain functions addressing predetermined locations in said RAM with a predetermined range of address signals, an improvement comprising:

detection means for detecting said predetermined range of address signals, coupled to said address bus

register means for storing digital signals, coupled to said data bus, and;

switching means for coupling said digital signals stored in said register means to said address bus when said detection means detects said predetermined range of said address signals, said switching means also for coupling said digital signals stored in said register means to said address bus when a certain direct memory access (DMA) signal is in a predetermined state;

a read-only memory (ROM) coupled between said address bus and said data bus, said ROM in response to signals on said address bus providing instructions to said CPU on said data bus to cause said CPU to increment address signals when said DMA signal is in said predetermined state;

said register providing a pointer for locations in said RAM when said DMA signal is in said predetermined state, and said register providing RAM address signals when said certain functions are selected by said CPU,

whereby data for said certain functions normally stored by said CPU in said predetermined locations may be stored elsewhere in said RAM, thereby enhancing the performance of said computer.

22. The improvement defined by claim 21 wherein said switching means comprise a multiplexer which selects said register when said detection means detects all binary zeroes or when said DMA signal is in said predetermined state.

EX

Lof 7

OR 4,383,296

United States Patent [19]

Sander

[11] 4,383,296

[45] May 10, 1983

250

[54] COMPUTER WITH A MEMORY SYSTEM FOR REMAPPING A MEMORY HAVING TWO MEMORY OUTPUT BUSES FOR HIGH RESOLUTION DISPLAY WITH SCROLLING OF THE DISPLAYED CHARACTERS

[75] Inventor: Wendell B. Sander, San Jose, Calif.

[73] Assignee: Apple Computer, Inc., Cupertino,

Calif.

[21] Appl. No.: 150,630

[22] Filed: May 16, 1980

[51] Int. Cl.³ G06F 13/06; G06F 3/14

[58] Field of Search ... 364/200 MS File, 900 MS File; 340/726, 798, 799; 358/17

[56] References Cited

U.S. PATENT DOCUMENTS

3,821,730	6/1974	Carey et al 340/799 X	
3,893,075	7/1975	Orban et al 340/799 X	
3,903,510	9/1975	Zobel 340/726 X	
3,980,992	9/1976	Levy et al 364/200	
4,136,359	1/1979	Wozniak 358/17	
4,150,364	4/1979	Baltzer 364/900 X	

FOREIGN PATENT DOCUMENTS

1351590 5/1974 United Kingdom . 1482819 8/1977 United Kingdom .

1496563 12/1977 United Kingdom .


1524873 9/1978 United Kingdom .

Primary Examiner—Raulfe B. Zache
Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor &
Zafman


[57] ABSTRACT

A microcomputer system with video display capability, particularly suited for small business applications and home use is described. The CPU performance is enhanced by permitting zero page data to be stored throughout the memory. The circuitry permitting this capability also provides a pointer for improved direct memory access. Through unique circuitry resembling "bank switching" improved memory mapping is obtained. Four-bit digital signals are converted to an AC chroma signal and a separate luminance signal for display modes. Display modes include high resolution modes, one of which displays 80 characters per line.

22 Claims, 9 Drawing Figures



FIGL



COMPUTER WITH A MEMORY SYSTEM FOR REMAPPING A MEMORY HAVING TWO MEMORY OUTPUT BUSES FOR HIGH RESOLUTION DISPLAY WITH SCROLLING OF THE DISPLAYED CHARACTERS

BACKGROUND OF THE INVENTION

The invention relates to the field of digital computers, particularly microcomputers, having video display ca- 10 pabilities.

Prior Art

In the last few years, there has been rapid growth in the use of digital computers in homes by hobbyists, for 15 small business and for routine engineering and scientific application. For the most part, these needs have been met with self-contained, relatively inexpensive microcomputers or microprocessors with essential peripherals, including disc drives and with relatively easy to 20 manage computer programs. The design for computers for these needs requires considerable ingenuity since each computer must meet a wide range of applications and because this market is particularly cost conscious.

A home or small business computer must, for exam- 25 ple, operate with a number of different program languages, including those requiring relatively large memories, such as Pascal. The computer should interface with a standard raster scanned display and provide a wide range of display capabilities, such as high density 30 alpha-numeric character displays needed for word processing in addition to high resolution graphics displays.

To meet these specialize computer needs, generally requires that a relatively inexpensive microprocessor be used and that the capability of the processor be en- 35 hanced through circuit techniques. This reduces the overall cost of the computer by reducing, for example, power needs, bus structures, etc. Another important consideration is that the new computers be capable of using programs developed for earlier models.

As will be seen, the presently described microcomputer is ideally suited for home and small business applications. It provides a wide range of capabilities including advanced display capabilities not found in comparable prior art computers.

The closest prior art computer known to applicant is commercially available under the trademark, Apple-II. Portions of that computer are described in U.S. Pat. No. 4,136,359.

SUMMARY OF THE INVENTION

A digital computer which includes a central processing unit (CPU) and a random-access memory (RAM) with interconnecting address bus and data bus is described. One aspect of the present invention involves 55 the increased capability of the CPU by allowing base page or zero page data to be stored throughout the memory. Alternate stack locations and an improved direct memory access capability are also provided by the same circuitry. Detection means are used for detect- 60 convert the digital signals to analog video signals. ing a predetermined address range such as the zero page. This detection means causes a special register special a prior art circuit and the circuit of FIG. 8. (Z-register) to be coupled into the address bus. The (Z-register) to be coupled into the address bus. The contents of this Z-register provide, for example, a pointer during direct memory access, or alternate stack 65 locations for storing data normally stored on page one.

The memory of the invented computer is organized in an unusual manner to provide compatibility with the

8-bit data bus and yet provide high data rates (16bits/MHz) needed for high resolution displays. A first plurality of memory devices are connected to a first memory output bus; these memory devices are also connected to the data bus. The memory includes a second plurality of memory devices which are also connected to the data bus; however, the outputs of these second devices are coupled to a second output memory bus. First switching means permit the first and second memory buses to be connected to the display for high data rate transfers. Second switching means permit either one of the memory buses to be connected to the data bus during non-display modes.

The addressing capability of the memory is greatly enhanced not only through bank switching, but through a novel remapping which does not require the CPU control associated with bank switching. In effect, the "unused" bits from one of the first and second memory buses are used for remapping purposes. This mode of operation is particularly useful for providing toggling between two separate portions of the memory.

The display subsystem of the described computer generates video color signal in a unique manner. A 4-bit color code as used in the prior art, is also used with the described display subsystem. However, this code is used to generate an AC chrominance signal and a separate DC luminance signal. This provides enhanced color capability over similar prior art color displays.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram showing the major components and subsystems of the invented and described microcomputer system.

FIGS. 2 and 3 together show the central processing unit (CPU) and the architecture associated with this CPU, particularly the address bus and data bus.

FIG. 2 is a circuit diagram primarily showing the address bus and the logic means associated with this 40 bus.

FIG. 3 is a circuit diagram primarily showing the data bus and its interconnection with the memory buses (A bus and B bus), bootstrap read-only memory, and input/output ports.

FIGS. 4, 5 and 6 show the memory subsystem.

FIG. 4 is a circuit diagram primarily showing the circuitry for selecting between address signals from the address bus and display counter signals.

FIG. 5 is a circuit diagram primarily showing the 50 generation of various "select" signals for the memory devices.

FIG. 6 is a circuit diagram showing the organization of the random-across memory and its interconnection with the data bus and memory output buses.

FIGS. 7 and 8 illustrate the display subsystem of the invented computer.

FIG. 7 is a circuit diagram showing the circuitry for generating the digital signals used for the video display. FIG. 8 is a circuit diagram of the circuitry used to

FIG. 9 is a graph of several waveforms used to de-

DETAILED DESCRIPTION OF THE **INVENTION**

A microcomputer system capable of driving a raster scanned video display is disclosed. In the following description, numerous specific details such as specific

part numbers, clock rates, etc, are set forth to provide a thorough understanding of the present invention. However, it will be obvious to one skilled in the art that the inventive concepts described in this patent may be practiced without these specific details. In other instances, well-known circuits have been shown in block diagram form in order not to obscure the present invention in unnecessary detail.

Referring first to FIG. 1, in general the described computer includes a central processing unit (CPU) 65, 10 its associated data bus 42, address bus 46, a memory subsystem and a display subsystem 58.

The address bus 46 from the CPU is coupled to the memory subsystem to permit the selection of locations in memory. Some of the address signals pass through a 15 multiplexer 47. For some modes of operation, signals from a register 52 are coupled through the multiplexer 47 onto the bus 46. The register 52 is identified as the Z-register and is coupled to the multiplexer 47 by the Z bus. The general description of the multiplexer 47 and 20 its control by the logic circuit 41 are described in detail in conjunction with FIG. 2. In general, the circuitry shown to the left of the dotted line 53 is included in FIG. 2 while the CPU 65, memory 50, data bus 42 and multiplexer 43 are shown in detail in FIG. 3.

The address bus N1 is coupled to the read-only memory 50. The output of this memory is coupled to the computer's data bus 42. The read-only memory (ROM) 50, as will be described, stores test routines, and other data of a general bootstrap nature for system initializa- 30 tion.

The data bus 42 couples data to the random-access memory (RAM) 60 and to and from I/O ports. This bus also couples data to the Z-register 52 and other commonly used registers not illustrated. The data bus 42 35 receives data from the RAM 60 through the A bus and B bus which are selected by multiplexer 43. The peripheral Bus N2 is used, as is better illustrated in FIG. 3, for coupling to peripherals.

The memory subsystem is shown in detail in FIGS. 4, 40 5 and 6. The address control means which receives addresses on bus 46, makes the final selection of memory locations within the RAM 60. Bank switching, addressing for display purposes, scrolling and other memory mapping is controlled by the address control 45 means 59 as will be described in greater detail in conjunction with FIGS. 4 and 5. The PAM 60 is shown in detail in FIG. 6. The counter 58 which is sychronized with the horizontal and vertical display signals, provides signals both to the address control means 59 and 50 to the display subsystem 48.

The display subsystem receives data from the RAM 60 on the A bus and B bus and converts these digital signals to video signals which control a standard raster scanned display. A standard NTSC color signal is generated on line 197 and a black and white video signal on line 198. The same signals used to generate these video signals can be used to generate separate red, green, blue (RGB) video signals. The display subsystem 48 receives numerous timing signals including the standard color 60 reference signal shown as 3.5 MHz (C3.5M). This subsystem is described in detail in FIGS. 7 and 8.

COMPUTER ARCHITECTURE

In the presently preferred embodiment, the CPU 65 65 (microprocessor) employed with the described computer is a commercially available component, the 6502A. This 8-bit processor (8-bit data bus) which has a

16-bit address bus is shown in FIG. 3 with its interconnections to the remainder of the computer. The pin number for each interconnection is shown adjacent to the corresponding line. In many cases, the nomenclature associated with the 6502A (CPU 65) is used in this application. For example, pin 6 receives the nonmaskable interrupt signal (NMI), and pin 4 is coupled to receive the interrupt request signal (IRQ). Some of the signals employed with the CPU 65, which are wellknown in the art, and which are not necessary for the understanding of the present invention are not described in detail in this application, such as the various synchronization signals and clocking signals. The address signals from the CPU 65 are identified as A₀-A₇ and A₈-A₁₅. The data signals associated with the CPU 65 are shown as D₀-D₇. As will be apparent to one skilled in the art, the inventive concepts described in this application may be employed with other microprocessors.

Referring now to FIGS. 2 and 3, the general architecture, particularly the architecture associated with the CPU 65 can best be seen. The address signals A_0 - A_7 are coupled to a buffer 103 by the bus shown primarily in FIG. 2. These address signals are also coupled to the ROM 50. The signals A_0 - A_7 after passing through the buffer 103 are coupled to the memory subsystem. The address signals A₈-A₁₅ (higher order address bits) are coupled through lines shown in FIG. 2 to the multiplexers 47a and 47b. The contents of the Z-register 52 of FIG. 1 is also connected to the multiplexers 47a and 47b through the Z-bus (Z_1-Z_7) . The multiplexers 47a and 47b allow the selection of either the signals A₈-A₁₅ from the CPU 65 or the contents of the Z-register (Z_1-Z_7) for addressing the RAM 60. The output of these multiplexers are shown as A₈-A₁₅; this designation is used even when the Z-bus is selected. Note in the case of the Z₀ signal, this signal is coupled to the multiplexer 47a through the exclusive OR gate 90 for reasons which are explained later. The address signals A₈-A₁₁ are also coupled to the ROM 50, thus the signals A₀-A₁₁ are used for addressing the ROM 50. The signals A₈-A₁₅ are connected to the logic circuit shown in the lower left-hand corner of FIG. 2; this logic circuit corresponds to the logic circuit 41 of FIG. 1.

The input and output data signals from the CPu 65 are coupled by a bidirectional bus to the bidirectional buffer 99 (FIG. 3). This buffer is selectively disabled by gate 100 to allow the output of ROM 50 to be communicated to CPU 65 and during other times not pertinent to the present discussion. The direction of flow through the buffer 99 is controlled by a read/write signal coupled to the buffer through inverter 101. Data from the CPU 65 is coupled through the buffer 99 and bus 42 to the RAM 60 or to I/O ports. Data from the RAM 60 is communicated to CPU 65 or bus N2 from the A bus and B bus through the buffer 99. The 4 lines of the A bus and 4 lines of the B bus are coupled to the multiplexer 43a. Similarly, the other 4 lines of the A and B buses are coupled to the multiplexer 43b. Multiplexers 43a and 43b select the 8 lines of the A bus or B bus and communicate the data through to buffer 99 and bus 42. These multiplexers are selectively disabled (for example, during writing) by gate 102. As will be described later, the 16 lines of the A bus and B bus permits the reading of 16-bits from the RAM at one time. This provides a data rate of 16-bits/MHz which is necessary, for example, for an 80 character per line display. The data is loaded into the RAM 60, 8-bits at a time.

523 526

The ROM 50, as mentioned, stores test programs, data needed to initialize various registers, character generation data (for RAM 162 of FIG. 7) and other related data. Specific programs employed in the presently preferred embodiment of the computer are set forth in Table 1. The ROM 50 is selected by control signals coupled to its pins 18 and 20, identified as signals ROM SEL and TROM SEL. Any one of a plurality of commercially available read-only memories may be used for the ROM 50. In the presently preferred embodiment, commercially available Part No. SY2333 is

Referring now to this logic circuit (lower left-hand corner of FIG. 2), the NAND gate 81 receives the address signal A₈ and also the alternate stack signal identified as ALT STK. The output of this gate provides one input to the AND gate 87. The A₈ signal is also coupled through the inverter 82 to one input terminal of the NAND gates 85 and 86. The address signals A₉ and A₁₀ are coupled to the input terminals of the NOR gate 83. The output of this gate is coupled to one input terminal of the NAND gates 85 and 86 and the AND gate 87. The address signals A_{11-A15} are coupled to the input terminals of the NOR gate 84. The signal A₁₁ is also coupled to an input terminal of the NAND gate 85.

The outputs of the AND gates 87 and 88 (through NOR gate 89), controls the multiplexers 47a and 47b. When the output of gate 89 is low the Z-bus is selected, otherwise the address signals from the CPU 65 are selected.

The logic circuit above-described, along with the Z-bus and Z-register provide enhanced performance for the computer. First, this circuit permits the zero page or base page data to be stored throughout the RAM 60 rather than just on zero page. Secondly, this circuit enables addressing of alternate stack locations (other than page one). Lastly, this circuit through the Z-register provides a RAM pointer for direct memory access 40 (DMA).

Assume for purposes of discussion that the CPU 65 is addressing the zero page of memory. That is, the higher order address bits A₈-A₁₅ are all zeros. The zeros for A9-A15 are detected by the gates 83 and 84. If all the 45 inputs to these gates are zeros, the outputs of these gates are high which condition is communicated to the gate 87. As which is also low, insures that the output of gate 81 will be high. Thus, all the inputs to gate 87 are high, causing the signal at the output of the gate 89 to drop. 50 When this occurs, the Z-bus is selected. Instead of all the binary zeros from the CPU being coupled to the main memory (RAM 60), the contents of the Z-register form part of the address for the memory. Therefore, even though the CPU 65 has selected the zero page, 55 nonethelessdata may be written into or from any location of RAM 60 (including the zero page). This enhances the performance of the CPU, since for example, the time consumed in shifting data to and from a single zero page is minimized.

Normally, the CPU 65 selects page one for stack locations. This occurs when A_8 is high and A_9 – A_{15} are low. Assume first that the alternate stack locations have not been selected. Both inputs to gate 81 are high and its output is low. The low input to the gate 87 prevents the 65 selection of the Z-bus. Thus, for these conditions the address signals A_0 – A_7 select stack locations on page one.

Next assume that page one has been selected by the CPU and that the ALT STK signal is low, indicating the alternate stack locations are to be selected. (A flag is set by the CPU to change the ALT STK signal). Since the ALT STK signal is low and A₈ is high, a high output occurs from the gate 81. All the inputs to gates 83 and 84 are low, therefore, high outputs occur from both these gates. The conditions of gate 87 are met, causing a high output from this gate and lowering the output from the gate 89. The Z-bus is thus selected by the multiplexers 47a and 47b. This allows the contents of the Z-register to be used as alternate locations. Nonzero page locations are assured by inverting A₈. The exclusive OR gate 90 acts as a selective inverter. If A₈ is high and Z₀ is low, then A₈ at the output of the multiplexer 47a will be low. Note that during zero page selection when A₈ is low, the Z₀ signal is directly communicated through gate 90 to the output of multiplexer

Thus, the logic circuits along with the ALT STK signal allows alternate stack locations to be selected through the Z-bus. This further enhances the performance of the CPU which would otherwise be limited to page one for stack locations.

The logic circuit of FIG. 2 is also used along with the Z-register to provide a pointer during direct memory access (DMA). Assume that direct access to the computer's memory is required by a peripheral apparatus. To initiate the DMA mode the CPU provides an address between F800 and R8FF. Through a logic circuit not illustrated in FIGS. 2 and 3, the ROM SEL signal is brought low for addresses between F000 and FFFF. This signal is communicated to gate 93 and causes the output of gate 92 to rise (DMA 1 is high at this time). This rise in potential is communicated to one input of the gate 85. Additionally, gate 85 senses that the address bits A₈, A₉ and A₁₀ are low. This information is coupled to gate 85 through the inverter 82 and the NOR gate 83 as high signals. Also the fact that A_{11} is high is directly communicated to gate 85. Thus, with the address between F800 and F8FF the DMA OK signal drops in potential. This is sensed by the peripheral apparatus which in turn causes the DMA I signal to drop and provides a ready signal to the CPU 65. With the completion of this handshake, data may begin to be transferred to the RAM.

The DMA 1 signal through gate 93 and inverter 93 forces the TROM SEL signal low. This signal in addition to being communicated to the ROM 50, is coupled to the buffer 99 through gate 100, disabling this buffer (during the reading of ROM 50). Also, the ready signal causes the CPU to come to a hard stop. Importantly, the DMA 1 signal, after passing through the inverter 94 and the gates 88 and 89, assures the selection of the Z-register. The contents of the Z-register are fixed and provide a pointer to a page in the RAM.

Under the above conditions, the CPU increments the lower 8-bits of the address signal. The ROM 50 furnishes the instructions for incrementing the address, specifically SBC #1 and BEQ. The peripheral apparatus provides the data or receives the data in synchronization with the CPU operation. The peripheral also furnishes a read/write signal to indicate which operation is to occur. Data is then written into RAM via bus N2 and bus 42, or read from RAM via the A and B buses and bus N2.

Importantly, with the above DMA arrangement, addresses from the peripheral apparatus are not neces-

sary and the Z-register is used to provide a pointer to a page in RAM 60.

MEMORY SUBSYSTEM

The memory sybsystem shown in FIG. 1 as the address control means 59 and RAM 60 is illustrated in detail in FIGS. 4, 5 and 6 as mentioned. In FIGS. 4 and 5, the memory control means is shown, while in FIG. 6 the memory devices and their organization are illustrated. The address control means of FIGS. 4 and 5 10 row 111 receives CAS 5, 7 and RAS 4, 5; similarly, row receives the address signals from the CPU 65 (A₀-A₁₅), the count in the vertical and horizontal counters (counter 58 of FIG. 1) which are used during display modes, control signals from the CPU and other signals. In genreal, this control means develops the address 15 signals which are coupled to the RAM of FIG. 6 including the column address and row address signals, commonly referred to as CAS and RAS. Other related functions are also shown in FIGS. 4 and 5, such as the circuitry which provides display scrolling, indirect RAM 20 addressing and memory mapping.

The CPU of FIG. 3 provides a 16-bit address for addressing the memory. Under ordinary circumstances this address limits the memory capacity to 64K bytes. This size memory is insufficient in many applications, as 25 for example, to effectively use the Pascal program language. As will be described in greater detail, the address control means of FIGS. 4 and 5 enable the use of a memory having a 96K byte or 128K byte capacity. One well-known technique which is used with the present 30 invention for increasing this capacity is bank switching; this switching occurs under the contol of the CPU. In addition, the address control means uses a unique indirect addressing mode which provides the benefits of bank switching, however, this mode does not require 35 CPU control. This greately enhances CPU operation with the larger memory (as will be described) when compared to the CPU controlled bank switching.

Referring first to FIG. 6, the RAM configuration is illustrated for a capacity of 96K bytes. The memory is 40 organized into six rows, each of which includes eight 16K memory devices such as rows 111 and 112. In the presently preferred embodiment, Part No. 4116 MOS dynamic RAMs are used. (The pin designations and signal designations refer to this memory device.) Obvi- 45 ously, other memory devices may be employed.

Input data to these memory devices 106 is provided from the bus 42. Each line in the bus 42 is connected to the data input terminal of one device 106 in each row. The interconnection of this bus with each of the mem- 50 ory devices is not shown in FIG. 6 in order to overcomplicate this drawing. By way of example, however, line 107 connects the data bit D7 to the data input terminal of one of the memory devices in each of the six rows.

Three rows of devices 106 have their output termi- 55 nals coupled to the A bus, and three rows are similarly coupled to the B bus. By way of example, line 108 connects three output terminals of devices 106 to the DB7 line of the B bus while line 109 connects three output terminals of the devices 106 to the DA7 line of the A 60

The described memory devices 106 are each organized as a 16KX1 memory. Thus, each device receives a 14-bit address which is time multiplexed into two, 7-bit addresses. This multiplexing occurs under the 65 control of the CAS and RAS signals as is well-known. The lines coupling the address signals to each of the devices in FIG. 6 are not illustrated. However, in the

lower right-hand corner of FIG. 6, the various signals applied to each device (including the address signals), along with the corresponding pin numbers are shown. Other circuitry not illustrated is the refresh control circuitry which operates in a well-known manner in conjunction with the CAS, RAS and address signals to refresh the dynamic devices.

Each row of memory devices 106 receives a unique combination of CAS and RAS signals. For example, 112 receives CAS 0 and RAS 0, 3. The generation of these CAS and RAS signals is described in conjunction with FIG. 5. These signals (along with the 14-bit address signals) permit the selection of a single 8-bit location in the 96K byte memory (for writing) and also the selection (for reading) of 16-bit locations.

The memory of FIG. 6 may be expanded to a 128K. byte memory by using 32K memory devices, such as Part No. 4132. In this case, four rows of eight, 32K memory devices are used with each row receiving two CAS and RAS signals.

Before reviewing FIG. 4, a general understanding of the organization of the display is helpful. The display, during certain modes, is organized into 80 horizontal segments and 24 vertical segments for a total of 1920 blocks. 11-bits of the counter 58 of FIG. 1 are used as part of the address signals for the memory to access data for displaying during these modes. These counter signals are shown in FIG. 4 as H₀-H₅ and V₀-V₄. During other display modes each horizontal segment is further divided into 8 segments (e.g. for displaying 80 alpha numeric characters per line). This requires 3 additional vertical timing signals shown as V_A , V_B and V_C in FIGS. 4 and 7.

Often in the prior art, two separate counters are used to supply the timing/address signals for accessing a memory when the data in the memory is displayed. The count in one counter represents the horizontal lines of the screen (vertical count) and the other the position along each line, (horizontal or dot count). In many prior art displays the most significant bit of the dot counter is used to increment the line counter. Data in memory intended for display is mapped with a one-to-one correlation to the counts in these counters. In another prior art system (implemented in the Apple-II computer sold by Apple Computer, Inc.) this one-to-one correlation is not used. Rather, to conserve on circuitry, a single counter is employed and a more dispersed mapping is used in the memory. (Note that where a maximum horizontal count of 80 is used, this number cannot be represented by all ones in a digital counter and thus the vertical counter cannot easily be incremented by the most significant bit in the horizontal counter.) Since this more dispersed mapping technique is part of the prior art and not critical to an understanding of the present invention, it shall not be described in detail. However, the manner in which it is implemented shall be discussed in conjunction with the adder 114 of FIG. 4. For purposes of discussion, the signals from the counter 58 of FIG. 1 are designated as either vertical (V) or horizon-

Referring now to FIG. 4, the selection of either the counter signals on the address signals from the CPU is made by the multiplexers 116, 117, 118 and 119. Each of these commercially available multiplexers (Part No. 153) couples one of four input lines to an output line. There are eight inputs to multiplexers 116, 117 and 118 and the outputs of these multiplexers provide the ad-

I claim:

- 1. In a digital computer which includes a central processing unit (CPU), a random-access memory (RAM), an address bus interconnecting said CPU and RAM such that said CPU addresses locations in said RAM and a data bus interconnecting said CPU and RAM, said CPU for certain functions addressing predetermined locations in said RAM with a predetermined range of address signals, an improvement comprising:
 - detection means for detecting said predetermined range of address signals, coupled to said address bus:
 - register means for storing digital signals, coupled to said data bus, and;
 - switching means for coupling said digital signals stored in said register means to said address bus when said detection means detects said predetermined range of said address signals;
 - whereby data for said certain functions normally 20 stored by said CPU in said predetermined locations may be stored elsewhere in said RAM, thereby enhancing the performance of said computer.
- 2. The improvement defined by claim 2 wherein said detection means detects all binary zeros.
- 3. The improvement defined by claim 1 wherein said switching means comprises a multiplexer controlled by said detection means for selecting said register means.
- 4. The improvement defined by claim 1 including a read-only memory coupled to said address bus and said 30 data bus.
- 5. The improvement defined by claim 4 wherein said stored signals in said register means provide a pointer for locations in said RAM during a direct memory access transfer.
- 6. The improvement defined by claim 5 wherein said read-only memory in response to signals on said address bus provides instructions to said CPU causing it to increment address signals during said direct memory access transfer.
- 7. In a digital computer which includes a central processing unit (CPU), a random-access memory (RAM), an address bus having a first plurality and a second plurality of lines for coupling said CPU with said RAM, and a data bus interconnecting said CPU 45 and RAM, said CPU for certain operations addressing predetermined locations in said RAM with address signals on said first plurality of lines by coupling a predetermined address on said second plurality of lines, an improvement comprising:
 - register means for storing signals, coupled to said data bus:
 - multiplexing means coupled to said second plurality of lines and said register means for selecting signals from one of said second plurality of lines and said 55 register means;
 - logic means coupled to said second plurality of lines and said multiplexing means for causing said multiplexing means to select signals from said register means when said CPU couples said predetermined address on said second plurality of lines;
 - whereby said signals from said register means provide alternate locations in RAM for storage associated with said certain operations.
- 8. The improvement defined by claim 7 wherein said 65 predetermined address is all binary zeros.

- 9. The improvement defined by claim 7 including a read-only memory coupled to said address bus and said data bus.
- 10. The improvement defined by claim 8 wherein said stored signal in said register means provides a pointer for locations in said RAM during a direct memory access transfer.
- 11. The improvement defined by claim 9 wherein said read-only memory in response to signals on said address bus provides instructions to said CPU causing it to increment address signals during said direct memory access transfer.
- 12. In a digital processor used in conjunction with a display, said processor including a data bus and an address bus, a memory comprising:
 - a first plurality of memory devices for storing data, coupled to receive data from said data bus;
 - a first memory output bus coupled to receive data from said first plurality of memory device;
 - a second plurality of memory devices for storing data coupled to receive data from said data bus;
 - a second memory output bus coupled to receive data from said second plurality of memory devices;
 - addressing means coupled to said address bus for providing address signal for addressing said first and second plurality of memory devices;
 - first switching means for selecting data from one of said first and second memory buses for coupling to said data bus, said first switching means coupled to said first and second memory bus and said data bus;
 - second switching means for selecting data from said first and second memory buses for coupling to said display, said second switching means coupled to said first and second memory buses and said display; and.
 - circuit means for coupling one of a selected said first and second memory buses to said addressing means such that data from said selected one of said buses provides addressing information for selecting subsequent locations in said memory devices when said data bus is receiving data from the other of said memory buses,
 - whereby said memory provides data for a high resolution display and whereby some data stored in said memory is used for remapping locations in said memory.
 - 13. The memory defined by claim 12 wherein said circuit means comprises a multiplexer, said multiplexer selecting between said data from said selected one of said buses and bank switching signals coupled to said multiplexer.
 - 14. The memory defined by claim 13 wherein said multiplexer is controlled by a logic circuit which is coupled to said address bus and said selected one of said buses.
 - 15. The memory defined by claim 14 wherein said logic circuit causes said multiplexer to select said bank switching signals each time said processor switches an OP code.
 - 16. In a digital computer with a memory, which is used in conjunction with a raster scanned display, said display including a digital counter which provides a vertical count representative of the horizontal line scanned by the beam for said display, said memory providing data for displaying rows of characters, an