## Winfried Hofacker . Elshehard Floegel

# the custom apple 

\& OTHER MYSTERIES


# Winfried Hofacker. Ehklehard Floegel the custom apple \& OTHER MYSTERIES 

## Charles Trapp - Editor

David Moore - Technical Editor
D. J. Smith - Additional Graphics
H. C. Pennington and D. J. Smith - Cover Design

First Edition<br>First Printing .<br>June 1982<br>Printed in the United States of America<br>Copyright © 1982 by W. Hofacker and E. Floegel

ISBN 0936200057

All rights reserved. No Part of this book may be reproduced by any means without the express written permission of the publisher. Example programs are for personal use only. Every reasonable effort has been made to ensure accuracy througheut this book, but neither the author or publisher can assume responsibility for any errors or omissions. No liability is assumed for any direct, or indirect, damages resulting from the use of information contained herein.


## IMPORTANT

## Read This Notice

Any software or computer hardware modifications are done at your own risk. Neither the PUBLISHER nor the AUTHOR assumes any responsibility or liability for loss or damages caused or alleged to be caused directly or indirectly by applying any modification or alteration to software or hardware described in this book, including but not limited to any interruption of service, loss of business, anticipatory profits or consequential damages resulting from the use or operation of such modified or altered computer hardware or software. Also, no patent liability is assumed with respect to the use of the information contained herein.

While every precaution has been taken in the preparation of this book, the PUBLISHER and the AUTHOR assume no responsibility for errors or omissions.

The reader is the sole judge of his or her skill and ability to perform the modifications and/or alterations contained in this book.

## Editor's Note

## ABOUT THE AUTHORS

The authors have previously published several books in Germany, including: Programming in Basic and Machine Language with the ZX81, Pascal Handbook Programming in Machine Language with the 6502 (by E. Floegel), as well as Transistor Logic and Construction Handbook (2 volumes) and Basic for Laymen (by W. Hofacker). In addition, Winfried Hofacker operates a publishing firm (with offices in Holzkirchen, Bavaria and Los Angeles) specializing in computer books written in both English and German.

This book is the first to be written in English by the two authors, and it had a spectacularly unlucky beginning as a result. Several chapters were composed verbally on the spot by the two authors in German, then dictated in literal EnglishGerman translation to the technical editor, who in turn, dictated into a cassette. Some weeks later the cassettes were typed into disk files by a person unfamiliar with computers, and the resulting manuscript given to myself was really unbelievable.

I'd like to say an especial word of thanks to Ekkehard Floegel, who spent a week helping me with the "too long German sentences" and numerous technical points, as well as his interesting stories of Bavaria.

I'd also like to thank:
David Moore, for teaching me to speak English again when this project was completed;
Nancy DeDiemar of Helen's Place and Eric Jorgensen of Clymer Publications, for their useful suggestions and the 'TLC' they gave our typesetting;
Muriel Brock, for laying out the majority of the book; and all the fine folks of IJG, Inc., for helping in so many ways.

## Charles Trapp

June, 1982

## Table of Contents

General Information:
The Tools You Will Need ..... 7
Reading Schematics ..... 9
Be Tolerant ..... 14
Those Colors:
What They Mean and How to Read Them ..... 15
Copacetic Comprehension ..... 17
Number Systems ..... 17
Converting Binary to Decimal ..... 20
Digital Logic Devices ..... 21
Reading the Pins ..... 25
Wire-Wrapping Technique ..... 26
Soldering Technique ..... 28
Tips on Handling Integrated Circuits ..... 31
Introduction:
Data Acquisition and Control Applications ..... 33
An A/D and D/A Convertor ..... 33
Chapter One:
The 6522VIA I/O Board ..... 35
Programming the Ports of the 6522VIA Board ..... 39
Programming a Visual Display Indicator ..... 39
Using the LED Visual Display ..... 40
Chapter One:
Bar Graph 2 Demonstration ..... 40
Programming the 6522 Internal Timer ..... 41
Timer Operating Modes ..... 42
Line Comments: Square-Wave Generator Using the 6522 ..... 42
Another Project With the 6522 Timer ..... 42
Using the Timer as a Counter ..... 44
Programming the Internal Shift Register ..... 45
A Variable Duty-cycle Square-wave Generator ..... 46
Constructing the 6522 I/O Board ..... 51
Chapter Two:
Sound and Noise Generation Using the AY-3-9812 ..... 53
How the Internal Registers Work ..... 55
Programming the GI Soundchip ..... 57
Programming an Example Gunshot ..... 60
Program PIANO ..... 62
Sound Demo for the AY-3-8912 ..... 64
Program Description ..... 65
Assembling a Sound Generator Board ..... 65
Chapter Three:
An 8-Bit D/A and A/D Convertor ..... 67
Resolution ..... 75
Accuracy ..... 75
Quantizing Error ..... 76
Conversion Rate / Clock Rate ..... 76
Using Two D/A Convertors ..... 81
A/D Conversion with the ADC1210 ..... 86
Chapter Four:
An Eprom Burner for the Apple Computer ..... 95
Using the Eprom Burner ..... 98
Using the Software ..... 98
Testing an Eprom ..... 100
Programming the Eprom ..... 100
Assembling the Eprom Burner Board ..... 101
Chapter Five:
Assembling an Eprom/RAM Board ..... 113
Bank-Select Circuitry and Programming ..... 119
How to Assemble the Board ..... 120
Chapter Six:
The Apple Slot Repeater ..... 121
How to Assemble the Board ..... 124
Chapter Seven:
The Coupling of Two 6502 Systems ..... 131
Program Description ..... 131
Chapter Eight:
Connecting Other Microprocessors ..... 135
The 8212 8-Bit I/O Port ..... 135
The 8253 Programmable Interval Timer ..... 136
Mode 0: Interrupt on Terminal Count ..... 139
Mode 1: Programmable One-Shot ..... 139
Mode 2: Rate generator ..... 139
Mode 3: Square-wave Rate Generator ..... 139
Mode 4: Software Triggered Strobe ..... 139
Mode 5: Hardware Triggered Strobe ..... 140
Additional Information on the 8253 ..... 140
The 8255 Programmable Interface ..... 141
The Interface Adapter PIA 6821 ..... 148
The Apple as a Logic Tester ..... 153
Chapter Nine:
The Control of Step Motors ..... 161
Appendix ..... 182
Glossary ..... 184

## General Information

For those of you who have not previously done many hardware modifications or detailed analyses of schematic diagrams, this general information section gives easy to understand tips on the tools you will need, logic diagrams, binary and decimal numbering systems, and wire-wrapping and soldering techniques.

## The Tools You Will Need

Your basic APPLE II Computer, with some attachments and software, is a thousand-dollar item. So Fll not encourage you to use dime-store tools. Buy the best you can afford, keep them clean, and reserve them just for use on the APPLE. Don't double up tools with the family auto. You may not need them all, but here is my customizer's toolbox:

A medium-sized flat-blade screwdriver and Phillips blade screwdriver (a reversible combination is ideal). With these you open cases and remove cabinets.
A jeweler's set of flat and Phillips blade screwdrivers; hex nut drivers are optional. These drivers can be used to align tape heads, help make delicate wire bends, adjust trimmer controls and even repair watches.

One very thin screwdriver for lifting integrated circuits out of sockets. This will be its only purpose, but the first time you break the pins off a $\$ 10$ jumper cable, you'll wish you'd used it!
Small scissor-type cutters (manicuring types are excellent). These will be used for snipping leads in tight spots.

Small diagonal wire cutters and/or front-cutting 'nippers'. Your general purpose cutters. They are fast and easy to use, but not to be used for heavy wire around the house.

Needlenose pliers (two pairs, normal and 90-degree types). You'll need these for bending leads, also extracting bits and pieces you've dropped into a nest of wiring.
An X-acto type knife, with a strong blade and handle you feel comfortable with. Since this will be used to cut delicate solder traces, you should be able to handle it deftly. I use a single edged razor blade, but have leather fingers!
A scalpel, if you can get one. For very delicate trimming and scraping; a dental pick for pulling off solder balls or lifting parts off a board (get this item from an obliging dentist - they are often discarded when worn); tweezers and needle point hooks. The latter comes in handy for tracing incorrect wirewrapping connections.

Rat-tail, triangular, and flat files. These are only for sprucing up the cosmetics, so if you don't care how it looks, save a few bucks.
A wire-wrapping tool. The decision on this can be tough. If you can afford it, get one of the electrically operated slit-and-wrap types, stay away from 'just wrap' tools, since they depend on the sharpness and quality of the sockets; also they are useless for wrapping capacitors or resistors. I use a simple double-ended tool sold by Radio Shack for about $\$ 5$. It wears out after a thousand or so connections, but it fits my hand well, and is not clumsy like some electric units.
A soldering iron. The decision is not easy. Should you spend top dollar and get an expensive one or buy a cheap unit that can be discarded when it wears out? I use a $\$ 5$ soldering iron which can be junked when it gets beat, but my editor uses the best he can get (a $\$ 30$ temperature-controlled one). I file a set of $\$ 1$ tips to my satisfaction, and lubricate the threads with white heat sink grease. This way I have a few different tips at my disposal. You never file plated tips.
A Multimeter. The voltage regulators in your Apple are very good, so any problems will usually show up as gross errors. This offers you a way out of buying an expensive multimeter; for most of these projects, the $\$ 10$ pocket variety will suffice. However, for lots of repair work a better meter is in order; I use a $\$ 40$ type (not digital!) for my work.
An oscilloscope. For the projects, no. But for repairs, yes. Don't panic thinking of a thousand dollars for a digital scope, because an old color television scope will do perfectly well; they can be found in the bargain bins for $\$ 50$ to $\$ 100$. If it saves you a $\$ 100$ repair bill, you've paid for it. Mine is an old RCA type WO-90Q, built for early color TV, and just fine for the bulk of your Apple work.
You will also need supplies in the tool box. Among these are:
Solder. Get the best you can afford. There's nothing so unpleasant as a great glob of the stuff between two traces on a board. Order the multicore rosin flux type, and stay away from most of the off-the-shelf stuff. Remember, multicore rosin type only, and the finer the gauge the better. Never use acid flux solder, as used by plumbers and electricians.

Soldering wick. Marketed under the names Spirig, Solder Up and Solder Wick, it's a copper braid impregnated with soldering flux. When heated with the soldering iron it absorbs Solder off the board, thus freeing components. Don't do without this stuff unless you like fried circuit boards and burnt fingers.

Wirewrap wire. Also called by the tradename Kynar, this is 28 -or 30-gauge single-strand wire used to interconnect the pins of wire wrap sockets. It comes in an assortment of colors; get them all, so you can keep data, address, power and ground lines separate.

Multiconductor cable. The more flexible wire is easier on the coordination, but also the most expensive. Best buy is Spectra Twist, and its kin, from surplus houses. If you need jumper cables, buy them; Making a two-ended, 40 -pin jumper cable can be three hours of maddening work.

Bus wire. This is solid, uninsulated stuff. A small roll will do for a lifetime. I use it for wiring, securing bulky capacitors to circuit boards, holding bundles of things together and for making special tools.

Miscellaneous. Sockets, perforated board, mounting hardware, and such will always be needed.

Details about supplies needed for each project in this book will be presented with the project. Except for integrated circuits, most of the items are available right off the shelf at a local Radio Shack or other electronics supply house.

## Schematics

Schematic drawings of electronic circuits are identical to maps. They show routes, direction, junctions, relative importance and functions of locales, two-way and one-way streets, traffic flow and congestion and so forth. At first, the symbols may seem like the mysterious hieroglyphics of a secret society, but their symbolism can soon become as familiar as a roadmap. Even strange places can be assessed from afar.

First, the symbols. A line is a wire running from some point in the circuit to another. Consider the sketches below:


The first drawing is a simple wire. The electrical path moves from one point to another, in either direction. By following the path of a wire point to another, in either direction. By following the path of a wire through a circuit, the pattern of connections can be discovered. When wires are forced to cross one another, but not to connect with each other, it must be made clear. On a roadmap, non-intersecting roads are shown either by a break in one of the intersecting lines, or in showing interstate highways, merely by crossing one 'below' the other in a different color.

Sketches b, cand d are the three ways of drawing wires which do not connect to each other. The first, simple crossing them, is the most common. The second method places a semicircular bump in the crossing path, and it used by Sams Publications in this country and commonly in Europe. Occasionally the broken path crossing shown in sketch d is used.

When wires connect, a dot is used to clarify that a connection is to be made. Occasionally, you may come across earlier schematics which use the 'bump' method of showing unconnected wires. On these schematics, the lack of a bump indicates wires are connected.

The wires (or patterns of copper etched on circuit boards) connect electronic components. Some of them are:


Since this is a lesson in reading schematics and not electronic theory, I recommend that you turn to an excellent book by Forrest Mims, 'Engineer's Notebook', sold by Radio Shack, for an introduction to what each of these parts does. Briefly, the symbol for a resistor has the flavor of a long wire being compressed, meaning the electrical flow is somehow being resisted. The innards of a capacitor generally consist of metal foil separated by a non-conducting paper or plastic, and the capacitor's schematic symbol is fairly representative, with two plates facing each other but not joining.

Some capacitors are designed to fit into a circuit in only one direction; these capacitors are identified on their bodies by a positive or negative sign. Another one direction (polarized) device is the diode. It consists of an arrowhead striking a barrier, implying that current may flow in the direction of the arrowhead, but not back across the plate. The body of a diode may have the diode symbol imprinted on it, or a band to indicate the 'barrier' end.

The transistor usually has three connections (such connections are called 'leads' on small parts such as these). These leads are identified as collector, base and emitter or source, gate and drain, depending on the transistor type. This will be shown on the diagram, and the transistor will be imprinted with the information, or it will be provided on the package in which the transistor is sold.

A few other symbols are:


The first is a transformer, whose job it is to take current fed into one coil and induce that current, into a second coil. An iron or ferrite center (the parallel lines in the symbol) aids in efficent transfer of that current.

The next three symbols look like resistors and capacitors, which they are. The added arrows show that their values may be varied; hence, they are called variable resistors and variable capacitors. The variable resistor is best known as the volume control on a television, and the variable capacitor is found as the tuning control on a table radio.

The last symbol is a crystal, a piece of cut quartz capable of vibrating (resonating) under certain electrical conditions. Because a crystal is a very accurate, fixed, molecular device, it's capable of resonating (also called oscillating) at precise intervals. It is used for the master control of all pulses in the APPLE.

A few directional symbols are now in order:


The first are known as grounds, and they are used to indicate a potential of zero or neutral voltage. The first of the trio is an earth ground, commonly used in radio, television and hi-fi schematics, but purist use it only describe an actual connection to a ground spike or cold water pipe. The second is a chassis ground, indicating an electrical connection to the metal case which encloses the circuit. It is often (though incorrectly) interchanged with the earth ground.

The last of the three grounds is a 'common' or neutral ground, and the one which is used to indicate the zero voltage line in the computer. All other voltages within the computer system are described in terms of their relation to this ground.

The next quartet of symbols indicate power. The up arrow generally points to an actual voltage value (such as +5 or +12 ). The horizontal line indicates merely a 'high' is made to the normal positive power supply for the circuits in the system ( +5 volts in the TRS-80).

Non-positive voltages have no standard symbols. Negative (or below ground) voltages can have either a horizontal arrow or a down arrow, pointing to the voltage desired at that point. The schematic tells you that a connection is made to the voltage level shown.

Another use of a horizontal arrow is to point to important connections to be made elsewhere on the schematic or on other sheets of the schematic. In the former case, the arrow is used because actually drawing the wire may clutter the schematic, making it illegible. When you see an arrow, be sure to find the other end of the connection described (indicating words such as 'clock', 'mem' or 'port FF' may be used as guides to where the connection is made).

Another useful symbol is the last of the group above, the pad. It indicates a significant connection, usually to another device or circuit board. Using this symbol makes it clear that the connection is to be made somewhere off the board on which you are working.

The most common families of parts found in computer circuits are shown below:


These symbols represent integrated circuits, those multiple lead, buglike packages that handle the bulk of the work in the computer. Briefly, these are logical building blocks. Sometimes there are several blocks in one integrated circuit, and these various blocks may be scattered throughout the circuit diagram. This can be confusing when actually building a circuit, but since pin (lead) numbers are given, you only have to remember where you put the part.

Basically, that covers reading a schematic roadmap. Below is a section of circuit. See how the logic elements are connected to each other. An arrowhead indicates a wire leading off the board, and power and ground connections are shown. The numbers on the logic elements are the pin numbers for the component connections:


## Be Tolerant

Every electronic component is manufactured to work within specific limits, whether they be accuracy, temperature, speed, power use or other limit. These are the components parameters or tolerance. The circuits in this book have been designed to use the most commonly available parts, so the matter of tolerances is rarely important. However, sometimes those tolerances are important, such as when talking about memory speed or power supply voltages.

Power supply should be within five percent of the voltage specified; a supply indicated at five volts may vary only from 4.5 volts to 5.5 volts. By using the power supply regulators shown in the schematics, these voltages should not be of concern. Unless you are familiar with power supply design, do not attempt to use other methods of regulation.

Very few of the resistors have tolerances noted on the schematics. The rule of thumb is one quarter watt at five percent, but if you can only obtain half watt units, or 10 or 20 percent resistors, don't be concerned. The quarter watt resistors are a bit less costly and are a bit more aesthetically appealing. Consider also that if a resistor is specified as 1,000 ohms, a 20 percent deviation gives a range of 800 ohms to 1,200 ohms. Thus, the standard values of 910 ohms or 1,200 ohms should do as well.

Capacitors are notoriously sloppy in their tolerances, especialy electrolytic types (those whose polarity is marked on the schematics). These normally vary from 20 percent low to more than 100 percent high - thus, when a 500 microfarad capacitor is noted, it can range from 400 to 1,000 microfarads. Also, there is some revision in the standard numbering method used for parts values: 470 microfarads is now being called 500 microfarads, for example. So when you try to obtain a capacitor value marked in the parts list, remember that a nearby higher value is fine.

Voltage parameters for polarized (electrolytic) capacitors are important. Never get an electrolytic capacitor with a value less than that specified, but do not hesitate to take one with a higher voltage parameter. That is, a capacitor specified at 47 microfarads, 16 volts, can be replaced with one specified at 50 microfarads, 35 volts. It may be physically larger, but it will work equally well.

If you walk into a store and hand the sales clerk a parts list, don't be surprised if you are asked a few more questions. You might be faced with chosing between parts which are identical as far as the parts list in this book is concerned, but which include other parameters.

Resistors can be carbon composition, carbon film, glass or wire-wound. These days, carbon film is common and cheap, and that's your first choice. Carbon composition is the next choice at a lower quality, and glass is excellent but at a higher cost. Forget wire wound, because they can contribute unwanted side effects.

## Those Colors

Ordinary capacitors are manufactured in many ways: ceramic, polstyrene, polyester, silver mica, polycarbonate and paper. For the bypass capacitors necessary for all the circuits in this book, ceramic types are your choice. Cheap, If you get silver mica, so much the better, but you'll pay a price. Watch out for polystyrenes or polyesters if you plan to solder, because they are delicate and you can damage them with too much heat. Otherwise they are excellent, but quality overkill. Polycarbonates are slick types, and you might consider using these if you build the 8 -track mass storage system. Run the other way if you see paper capacitors.

Electrolytic capacitors come in two basic types - metal cans (covered with plastic), and those manufactured using tantalum (an expensive metal of great strength and purity). For most digtal projects, choose the ordinary cans. Tantalums of the same value, although smaller, high quality, and very pert looking, are costly and not required here.

Digital integrated circuit part numbers are generic, which means that a 74LS00 circuit might be sold as an SN74LS00 or an NEC-74LS00. The prefix characters refer to manufacturers. On the other hand, those parts whose numbers contain 'LS' may not be substituted by parts marked ' $S$ ' or ' $C$ ' or by those with no markings. 74 LS 00 may not be replaced by 7400, 74 S 00 , or 74 C 00 , nor may they be exchanged for each other. When integrated circuits are specified, try not to substitute with other circuit 'families'.

This section will not make you a master schematic reader; only practice will do that. Pick up copies of the Engineer's Notebook mentioned above, as well as various of the project books sold by Radio Shack and others.

## Those Colors: What They Mean and How to Read Them

The color codes used for resistors, capacitors and other parts are brought to you by the same folks that brought your phrases like 10W-40 and RS-232C; the standards-setting powers of the engineering industry. It becomes an international shorthand.

The colors are black, brown, red, orange, yellow, green, blue, purple, grey and white. If you can't immediately remember that, then pick up a piece of multiconductor "rainbow" cable. The colors are all there in the same order. The table below presents the color codes and how they can be read on the bodies of resistors, capacitors and diodes.

| FIRST AND SECOND <br> COLOR BANDS | THIRD COLOR BAND |  |  |
| :--- | :--- | :--- | :--- |
| BLACK | 0 |  |  |
| BROWN | 1 | BLACK | 0 |
| RED | 2 | BROWN | $\times 10$ |
| ORANGE | 3 | RED | $\times 100$ |
| YELLOW | 4 | ORANGE | $\times 1000$ |
| GREEN | 5 | YELLOW | $\times 10,000$ |
| BLUE | 6 | GREEN | $\times 100,000$ |
| VIOLET | 7 | BLUE | $\times 1,000,000$ |
| GRAY | 8 | SILVER | 100 |
| WHITE | 9 | GOLD | 10 |
| FOURTH COLOR BAND IS THE |  |  |  |
| GOLD $=5 \%$ | SILVER $=10 \%$ | NONE $=20 \%$ |  |



What do these values mean? Resistance is a kind of objection to electron flow, measured in ohms (pronounced with a long 0 ). The abbreviation is a Greek omega $(\Omega)$. Thousands of ohms are kilo-ohms, or just kilohms and abbreviated K ( k in Europe). Millions of ohms are megohms, abbreviated simply M. The ability of a resistor to withstand electrical current is measured in Watts (W). Most computer work is done with $1 / 4$ Watt resistors.

For resistors without color bands, the values are stamped on using $R$ (instead of omega) for ohms, K and M .

Capacitance is the inclination of a non-conducting object to store an electrical charge, measured in Farads. The abbreviation is a capital F. Since this is a very large amount of capacitance, real work is generally done in millionths of Farads, or microfarads ( mF ), and millionths of millionths of Farads, called picofarads ( pF ). Since many of the more popular capacitance ranges for computer work fall between these two figures, the abbreviation for thousandths of millionths of Farads, or nanofarads ( nF ) is common in Europe. The ability of a capacitor to withstand voltage is measured in voltage tolerance (V).

Capacitance is usually printed on the capacitor in mF ; color bands are rare. Picofarads are marked " $p$ "; the absence of an abbreviation indicated microfarads. Note that these capacitor "base values" are equivalent: $18=20,27=30,39=40$, $47=50$.

## Copacetic Comprehension

There will doubtless be a day when books like this will be unnecessary. Personal computers will probably develop into the appliance area, with programmers, hobbyists, hardware designers and language specialists present only in the distant background of the market. But until then, we are all faced with being either frustated users or solderer-programmers, tailoring machines according to our personal demands.

To do this, certain skills are inevitably required. Among these are an understanding of non-decimal number systems, digital logic devices, machine-level languages, and a smattering of diagnostic sense. There are some fine books that cover all these topics, so this chapter will only deal with them as far as needed to put this book to work. Among them are:

- Binary, decimal and hexadecimal number systems, how they arose, how and why they can be used, and where understanding them is essential.
- Common digital logic devices that appear in the Apple and these projects, and how and where to use them.
- Some of the basic elements of machine language, and a few personal considerations on where it is best applied, and when BASIC is a better choice.


## Number Systems

Numbering is the single most overrated problem in computer programming. The answer (posed before the question) is this: numbers are merely counting names. That is, it makes no difference whether we think in tenths of a mile or eighths of an inch. Nor does it bother us that a day is made up of 24 hours, while an hour is 60 minutes. That a year is 365 days frightens us not, nor that months are a motley collection sizes.

In parking lots, does it bother us that our vehicle may be parked in Row N as opposed to Row 14? There is no mystery when we mark off points with four scratches and a crosshatch. And does a dozen always conjure up 'twelve', or is a dozen something we have understood since youth?

Names are sizes are numbers; so it is with the number systems that we arbitrarily assign for the convenience of working with computers. When we are talking about electrical signals, it is clearest and easiest to think about ons and offs. Ons look pretty much like ones, and offs look like zeros. It's a nice, clean concept and one that illuminates the way we can refer to the machinery.

There's more convenience to naming a computer data condition 10110100 than to calling it an on off on on off on off off. Were data the only consideration, the binary one and zero method might have been satisfactory, without resorting to other means of stroking our memories.

Finding a location in a computer's memory is a much more difficult task. Although a memory location called . . .

## 111010001001101010

. . . might be easier to think about than . . .

> onononoffonoffoffoffonoffoffononoffonoffon
. . . it could use another step forward. In music, a long string of sixteenth notes like this -


Illustration of Illegible Musical Notation

- is broken up to make it legible, so it looks instead like this -


Illustration of Legible Musical Notation
Likewise, that long binary string can be broken up from 1101000100110101 into convenient groups ...

## 1101000100110101

. . . although the legibility is improved, the human spark, the ability to look and recognize (that aha!) is not there. So the next step is to set about naming the sections. Since these on-off conditions can be written down as binary numbers, why not write them down in their decimal equivalents?

The question is rhetorical, of course, because not only can it be done, it is done. The only question is how to do it. Were a computer capable of swallowing all sixteen of those binary digits (bits) in one gulp, that question might be easily answered by calculating the conversion of 1101000100110101 using a binary-to-decimal conversion table. The result, we find, is 53557.

But the computer, alas, cannot swallow all those bits in one bite . . . it can only swallow one bite full of bits (pardon). In other words, though a computer may need numbers sixteen bits long, only eight data lines exist to carry that data. The component parts of the number 1101000100110101 are needed, eight bits at a time: 1101000100110101.

There's the mathematical rub. 11010001 is 209 decimal, and 00110101 is 54 decimal. This seems hardly related to 53,557 . Another solution is necessary, and it is a naming system as much as a numbering system. It names each of the sixteen possible combinations of four binary digits:

| 0000 | is named | 0 | and is equal to decimal | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0001 | is named | 1 | and is equal to decimal | 1 |
| 0010 | is named | 2 | and is equal to decimal | 2 |
| 0011 | is named | 3 | and is equal to decimal | 3 |
| 0100 | is named | 4 | and is equal to decimal | 4 |
| 0101 | is named | 5 | and is equal to decimal | 5 |
| 0110 | is named | 6 | and is equal to decimal | 6 |
| 0111 | is named | 7 | and is equal to decimal | 7 |
| 1000 | is named | 8 | and is equal to decimal | 8 |
| 1001 | is named | 9 | and is equal to decimaL | 9 |
| 1010 | is named | A | and is equal to decimal | 10 |
| 1011 | is named | B | and is equal to decimal | 11 |
| 1100 | is named | C | and is equal to decimal | 12 |
| 1101 | is named | D | and is equal to decimal | 13 |
| 1110 | is named | E | and is equal to decimal | 14 |
| 1111 | is named | F | and is equal to decimal | 15 |

This may seem overdone; but $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E}$, and F are darn good names for binary values which exceed the number nine. If you don't have a name, make one up. For practical purposes, keep it within the symbols everyone has on the typewriter.

Back to the number 1101000100110101. Crack it into those four legible pieces (1101 000100110101 ), and it can be named $\mathbf{D 1 3 5}$. To convert it to decimal, remember the old rule: the 5 is in the ones place, the 3 is this time in the sixteens place, the 1 is in the two-hundred-fifty-sixes place, and the D is in the four-thousand-ninety-sixes place. Thus, D135 is 5 plus $3 \times 16$ plus $1 \times 256$ plus (see the chart) $13 \times$ 4,096 , or . . 53,557 !

So, now that long binary number can actually be digested by the computer as a byte of D1 and a byte of $\mathbf{3 5}$. After a while, the number system comes easily. My personal recommendation: work in it. Convert to decimal only when you absolutely must. Think in hexadecimal and binary. They are the tools with which you can speak to the computer.

Throughout this book, numbers in hexadecimal are printed in BOLD.

## Converting Binary to Decimal

In the grade school years, students used to learn that a number like 5,163 contained a 3 in the ones place, a 6 in the tens place, a 1 in the hundreds place, and a 5 in the thousands place. It was to remind them that 5,163 was really 3 plus $60(6 \times 10)$ plus $100(1 \times 10 \times 10)$ plus $5,000(5 \times 10 \times 10 \times 10)$.

The way other number systems are written follows this same pattern for their own bases. In base eight the number 5,163 would have a 3 in the ones place, a 6 in the eights place, a 1 in the sixty-fours place, and a 5 in the five-hundred-twelves place. That means that 5,163 is really 3 plus $48(6 \times 8)$ plus $64(1 \times 8 \times 8)$ plus $2,560(5 \times 8 \times 8 \times 8)$. But notice how that's decimal thinking! Really in base eight there could be no ' 8 ' . . . it would have to be called ' 10 '! 1 , $2,3,4,5,6,7,10,11,12,13,14,15,16,17,20$, and so on. So 5,163 in base eight is still 3 plus 60 plus 100 plus 5,000 !

The binary system sneaks in the same way. A number like 110100010001 0011 turns into a 1 in the ones place, a 1 in the twos place, a 0 in the fours place, a 0 in the eights place, all the way up to a 1 in the thirty-two-thousand-seven-hundred-sixty-sevens place. In binary, the one on the far left is still a 1 in the quadrillions place, don't forget. But the message is how to convert all this to decimal. And here it is:


Just add the numbers: $1 \mathrm{x} 1+1 \mathrm{x} 2+0 \mathrm{x} 4+0 \mathrm{x} 8+1 \mathrm{x} 16 \ldots+1$ times $32,768+$ 41,619 . Voila. No matter how long the number is, and in whatever base:

1. Start at the left and produce a chart of the base number's powers, starting with 0 ( X to the 0 power is always 1 ).
2. Lay the number to be converted underneath the base number chart.
3. Multiply each base number power by the digit in its place.
4. Sum the resulting numbers.

Does it work? Certainly. What is 163,341 in base 9 ? And in base 10 ?

| Base 9 powers: | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9 to that power: | 59049 | 6561 | 729 | 81 | 9 | 1 |
| Number to convert: | 1 | 6 | 3 | 3 | 4 | 1 |
| Multiplication: | $1 \times 59049$ | $6 \times 6561$ | $3 \times 729$ | $3 \times 81$ | $4 \times 9$ | $1 \times 1$ |
| Subtotals: | 59049 | +39366 | +2187 | +243 | +36 | +1 |
| Converted result: | 100882, base 10 |  |  |  |  |  |
| Base 7 powers: | 5 | 4 | 3 | 2 | 1 | 0 |
| 7 to that power: | 16807 | 2401 | 343 | 49 | 7 | 1 |
| Number to convert: | 1 | 6 | 3 | 3 | 4 | 1 |
| Multiplication: | $1 \times 16807$ | $6 \times 2401$ | $3 \times 343$ | $3 \times 49$ | $4 \times 7$ | $1 \times 1$ |
| Subtotals: | 16807 | +14406 | +1029 | +147 | +28 | +1 |
| Converted result: | 32418 , base 10 |  |  |  |  |  |
| Base 10 powers: | 5 | 4 | 3 | 2 | 1 | 0 |
| 10 to that power: | 100000 | 10000 | 1000 | 100 | 10 | 1 |
| Number to convert: | 1 | 6 | 3 | 3 | 4 | 1 |
| Multiplication: | $1 \times 10000$ | $006 \times 100$ | $0003 \times 10$ | $003 \times 10$ | 4×10 | $1 \times 1$ |
| Subtotals: | 100000 | +60000 | +3000 | +300 | +40 | +1 |
| Converted result: |  |  | 3341 , | ase 10 |  |  |

## Digital Logic Devices

The binary number system and digital logic devices were developed together as a way of solving a practical dilemma: how to mass produce computers which could work quickly and accurately, and yet be inexpensive. The problems of creating consistently accurate circuits, working with many different voltages levels, are formidable. Thus, simple yes-no, on-off logic was developed.

The intimidating term Boolean algebra is being used for the first, and last, time in this book - right in this sentence. You'll probably hear the phrase from time to time, but no matter - it's a professional's buzzword to keep the masses out. Forget it.

Back to digital logic devices. The essence of digital logic is to evaluate binary, onoff input; sometimes to determine a pattern of similarity or difference, sometimes to sense a change and sometimes to search for a signal. An appropriate result is produced as a result of the logical operation.

One of the logic building blocks is called a gate. A gate electronically evaluates its input to determine the pattern of similarity and difference of signals, and produces a specific output. A simple gate is shown below:


## Simple AND Gate

Its job is to determine if the first AND second inputs are both at the one (high) level. Only under that condition will its output produce a high (one) signal. The table below shows how this AND gate works.


The table is called a truth table, and its purpose is to present every possible input and output condition for a given gate. Below is an OR gate. Stated in words, if either the first OR the second input is high, the output will be high. Examine the OR gate truth table; it really is quite logical.


## Simple OR Gate

| OR Gate |  |  |
| :---: | :---: | :---: |
| Input 1 | Input 2 | Output |
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 1 |

OR Gate Action
Given a huge set of interconnected gates and their known inputs, the final output of the group can be determined by using truth tables like these. Gates may have more than two inputs (some have sixteen), and may produce the opposite results from the two described above (NOT-AND and NOT-OR gates, known as NAND and NOR gates). Truth tables reveal how the integrated circuit's design engineer specified the pattern of binary logic inside the circuit.

In this way, given a desired output and a known number of input signals, it is possible to determine what set of input values will trigger the desired output.

There are a number of other types of digital circuits. Most are created out of gates like those described above, but their features are unique enough to think about them separately. Among these other digital logic circuits are buffers, flip-flops, counters, latches, multiplexers and shift registers.

A buffer can be thought of as a two-input gate with both inputs tied together, like this:


Buffer as (a) Two-input Gate, (b) Buffer and (c) Inverting Buffer

Its truth table is much simpler than that for two-input gates, because there are now only two input conditions. Either both inputs are high, or both inputs are low. Gates with 'true' outputs (AND, OR) will merely follow the input condition. When the inputs are high, the output is high; if the inputs go low, the output becomes low. Separate logic devices are manufactured that perform this 'follow-the-leader' function, and they are called buffers. They serve to isolate sections of a circuit, or rejuvenate a signal so it can feed many dozens of inputs in a large machine.

When a buffer reverses the condition of its input, (a high input is output low, and vice versa), the device is called an inverter. This kind of circuit can save the day in some cases, as when trying to locate a given binary number. Assume a circuit needs the binary number 1110 to turn on a pilot light. It is possible to choose four separate gates, each of which would provide an output matching the desired number. These would be connected through more gates, and eventually the number could be discovered when the final signal was triggered properly. One way of detecting 1110 is shown below:


But, although this circuit works, economy of cost and space and simple clarity dictate another solution. The last input could be inverted before it is evaluated, resulting in a pattern (1111) which could be quickly recognized by a multiple-input gate. The result is electronic simplicity and legibility; an improved decoding circuit is shown below. The ultimate result is the same.


Good Decoding Scheme for 1110
A flip-flop is a 'black box' which provides two outputs. When an input value is high (one), the first output will be high, and the second will be low. When the input value switches low (zero), the outputs will reverse. In other words, two opposite outputs for the price of one. But there is another significant use of the flip-flop.

Flip-flops also have an important input called a clock trigger, which is triggered only when its input returns to a given level. Only then will the outputs of the flip-flop reverse. That is, a given flip-flop clock may receive a 'zero' pulse. Its outputs will reverse. Then the zero pulse changes to a'one' pulse. Nothing happens, but the trap is set to spring. When the one pulse changes back to a zero, the outputs reverse again. For every two changes at the clock, there will be but one change at the output. It takes four clock changes to produce two output changes.

Why is this useful? Because it is electronic, binary division. The truth table here shows how it works.

Binary Division with a Flip-Flop<br>Output of First Flip-Flop Connected to Clock of Second Flip-Flops Change State Each Time Input Returns Low

| Clock <br> Input | Flip-Flop <br> Output | Second Clock <br> Input | Second Flip-FLop <br> Output |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 1 |  | 1 |
| (Input) | (Input/2] |  | [Input/4] |

Digital logic devices known as counters are combinations of gates and flip-flops that allow certain patterns be counted: Binary, Binary Coded Decimal (BCD, where the highest number is decimal 10), Gray code and others.

Latches are very much like flip-flops, except that the input is 'captured' at the output by a trigger signal called an enable, a select, or a gating pulse. The input may change continuously, but the output only reflects the input when the enable is activated. Latches are very useful when hundreds of thousands of signals are flying around on one set of lines, and the computer must select only certain groups of signals. The cassette output of data is a latch; only the 500 -baud (bits per second) pulses of data reach the cassette output, even though many different signals reach its input.

Multiplexers are sometimes misunderstood, but mostly because of their formidable name. A traffic light is a multiplexer - it allows several streams of traffic to meet at one intersection, but only one stream to proceed. The multiplexer is the electronic equivalent, having several inputs. Gating signals select which of the inputs may reach the output. In a computer, this allows several devices to share a circuit (like the video, which must be sent to the screen, but also sends and receives characters from the rest of the computer).

Finally, shift registers treat bits of data like a bucket brigade sends up water: it goes in one end, and at each electronic 'go!', the bucket is sent along one position. The dots which make up the video display are produced by circuits which shift them out to the screen one bit at a time, in synchronization with the monitor's sweeping electron beam.

## Reading The Pins

Finding your way through digital circuits is much easier than finding your way through an ordinary table radio. Industry standards have made the process simple. Consumer integrated circuits are packaged in small, rectangular, plastic or ceramic cases with anywhere from 8 to 40 external connections known as 'pins'.
Earlier integrated circuits - and many of the audio types currently being produced - were packaged in small metal cans and looked like transistors, with many wires protruding from the bottom. The wires were arranged around a keying tab on the edge of the can, and numbered like so:


Can-type IC Pin Numbering

As such circuits developed into more sophisticated and powerful devices, more pins were needed for input and output. A rectangular package was developed, but it was still numbered in a circle, starting (when looking down from the top) from left of the notch, so:

Dip-type IC Pin Numbering (8 Pins)


All modern integrated circuits can be read from the top in this same way. 14and 16-pin types start from the top left and read around:


14- and 16-Pin Dip IC Pin Numbering


You can read the pinouts of 18 -, 20-, 24-, 28 -, and 40 -pin circuits in the same manner. The highest numbered pin sits just opposite the lowest numbered pin. In the beginning this practice may seem confusing; it is. But after using the circuits - and counting their pins over and again - you will probably feel comfortable with the pin arrangement.
Just one thing: when you assemble Apple add-ons, most of your work will be done from the bottom . . . which means reading backwards!

## Wire-Wrapping Technique

It's not without a bit of hesitation that I attacked many of the hardware projects presented in this book. Some are simple, but many, particularly those using memory circuits, need many connections. The wiring is not complicated, just tedious.

If you work carefullly, all is likely to be well; but even a touch of haste will encourage confused connections. It is in these cases especially that wire-wrapping is the technique to use.

Wire-wrapping is not only easier than soldering, it is secure, simple, easier for correcting mistakes - and less costly. For wire-wrapping, you will need wire-wrap sockets, which are sold by most hobbyist supply houses including Radio Shack. Likewise, wire-wrap wire and a simple hand tool are used for the process. Here are the steps:

1. The wire, still connected to the spool, is inserted in the V-shaped stripping slot. Insert beteen one half and one inch of wire. Pull downward from the V , and the wire will slip out, leaving a piece of insulation in the stripper, where it can be shaken out.

2. Insert stripped wire.
3. Look carefully at the end of the wire-wrap tool. There is a small hole, meant to fit over the pins of a wire-wrap socket. Next to it is a half-circle, into which you must slide the stripped wire. The stripped portion will slide up a groove in the side of the tool, stopping where the insulation begins.

4. Slip over pin. Hold wire firmly, and slide fully down.
5. When the wire is in place, pull it sharply but gently upwards, and slide the tool on the wire-wrap socket. Holding the wire firmly, spin the tool in your hand. The wire will wind up on the socket pin, freeing itself from the tool. Remove the tool. The wire-wrapping is complete for that end of the connection.

6. Spin wire - wrap tool Vire rises along pin.
7. Cut the wire to a length that will comfortably reach its destination, and then some. Strip the end of it, and repeat the process above. The connection is complete. Don't forget to use different colors (white, yellow, red and blue are generally available). This will help you distinguish your connection patterns if changes become necessary.

8. Finished connection has no bare wire protruding.

## Soldering Technique

For projects from scratch, soldering should be considered the final process, the actions of a self-assured, confident hobbyist. For modifications, it is a necessity. In either case, and whether you are a micro-acrobat or distinctively clumsy like me, you can solder well. The requirements are patience and good solder.

To start, make sure you are using an iron in the 25 to 40 watt range, never a soldering gun. The solder should be high quality, multicore solder. It is expensive, but will save many grief stricken hours tracing 'cold solder joints', or removing globs of dull solder from between and under integrated circuits.

1. Clean the soldering iron tip, and heat the iron. Flow fresh solder on the tip to 'tin' the tip, which will help the solder flow from the tip of the iron to the part to be soldered. If the iron has been used, clean any encrusted material from the tip, and use coarse emery paper to shine the solder. If the point gets deformed, bent, or very corroded, file it sharp with a fine file, and re-tin the tip.

2. Keep an old sponge handy, slightly damp. Run the tip of the iron quickly over it as you solder to remove the excess flux. Always use a soldering iron holder (usually provided with an iron); if you don't, you'll wish you had the first time you burn a large hole in your imitation walnut, vinyl-topped desk.

3. Bring solder, parts and
iron into contact.
4. In the olden days, the rule was 'heat the parts, not the solder'. Forget it. Make sure the iron is no hotter than 40 watts (and remember never to use a soldering gun) and that the parts you are about to solder are very clean. Place the iron against the part, making as much contact with it as possible along the angled tip of the iron. Place the end of the solder at the junction of the iron and the part, and flow just enough solder to make a clean, shiny, flowing connection.

5. Lift iron and
solder simultaneously.
6. Remove the iron immediately and let the part cool. If a wire is being soldered, hold it still until the solder becomes cloudy and cool, or else an incomplete connection may result.

7. Finished
solder connection.
8. If solder bridges develop between connections that are very close together, don't try to suck up the solder with the iron; you can only overheat the parts that way, and end up with blobs of solder and flux. Instead, use solder wick or solderup to remove the excess solder, and start again. Let the parts cool before soldering again (a half minute should be enough).

9. Bad solder connection no contact with boara (sideview).

[6A topview]

(6B sideview)

## Tips on Handling Integrated Circuits

In the early days of microcomputers, there was a lot of user hesitation about installing memory chips because of warnings about static electricity damaging the memory devices. At that time the fear was reasonable; but today (with just a little caution) there need be no problem.

1. Never place any integrated circuit on highly charged plastic material, especially styrofoam.
2. Handle memory chips, CPU's (such as the 6502), LSI devices (large-scale integrated circuits, usually those with 28 or 40 pins), or any marked MOS, CMOS or NMOS (metal-oxide semiconductors), with care. Hold them by their ends, never by the connection pins.
3. Purchase a static-free workbench, which is a conductive cloth sheet with a wrist strap and safe grounding cable. These can be obtained from Wescorp for about $\$ 18$.
4. Ground your soldering iron to an earth ground but only through a seriesconnected one-megohm resistor-never directly! The grounding is not absolutely essential, but helps if you live in a very dry, static-producing environment.


Grounding a Soldering Iron
5. Work with any integrated circuits with the power off. Make sure the integrated circuit's ground and power pins are all connected (soldered or in sockets) before turning on the juice! A difference of a mere half a volt between certain pins can kill an IC.
6. Use high-quality sockets for integrated circuits wherever you can. This will not only keep excessive heat away from them, but will also save the day if one is damaged. Unsoldering a 40-pin integrated circuit is not pleasant.
7. Above all, work slowly and carefully. By far the greatest villian is haste. Oh yes - do keep furry animals out of the area!

## NOTES

## Introduction

Why expand the Apple Computing System at all? What proud Apple owner has never wished that the computer would do just this one more thing, to somehow be able to perform the magic necessary to do that certain thing that would just exactly fit your particular application. While there are a lot of interfaces and expansion modules available on the market, none was really designed with the particular application you had in mind. The purpose of this book is to provide you with an expansion module that will be flexible enough that you will be able to adapt it to any specific application you have in mind. Most people, when faced with the arduous task of trying to make their Apple do one particular thing that would make it perfect for their system, are really dismayed by how much special knowledge they would need and how really complex it appears. A lot of people will simply decide, "Oh well, I can probably get by without it." The authors, in writing this book, are providing a much better alternative to simply doing without that special little goodie you would like. They are going to lead you step by step through a series of projects and applications that will allow you to custom design exactly the piece of hardware you need for that special application you have been wanting to do ever since you got your computer.

## Data Acquisition and Control Applications.

The Apple was originally called 'The Appliance Machine'; however, it was designed, at least to some degree, to also be used for data acquisition and control applications. The way the Apple is usually configured, you will find that there are four empty slots inside, and it would really be nice to utilize them in order to expand the capabilities of your Apple II Computer.

## An $A / D$ and $\mathbb{D} / \mathrm{A}$ Convertor

The analog to digital and digital to analog convertor will be one of the most important projects you can put together and one of the most useful applications presented in this book. The reason for this is that the real world is analog, not digital, but the computer deals exclusively with digital information. Examples of
analog would be temperature control and sensing, light control and sensors, and the measurement of voltage levels. Virtually any type of sensor could be hooked to an analog/digital convertor, allowing the computer to 'see' what's going on.

There are things that would be really handy around the house: perhaps a hobby environment such as model railroad control, a burglar alarm system that could be monitored by your computer, and all of the peripheral devices that are already available for the computer user at home. This book will prove invaluable to people who have just bought a strange new device or a new printer, and wonder, "How can I hook that to my Apple?" This book will give you the opportunity to control even the most complex industrial or home applications at a very low price. Gastromatic is a relatively new application where the home computer can be used in lowering the energy costs of running your furnace. The ability to do this, before the advent of the small home computer, would have cost many thousands of dollars and been prohibitive for most people. With the interfaces and applications described in this book you will find you have the ability to control machines in a way that only a few years ago would have been absolutely impossible. Examples of this would be driving step motors, automatic monitoring and remote control of drive motors and fans, or the control of any machine that was previously controlled by mechanical means. The basic concept of this book is to vastly improve the Apple II Computer's ability to communicate with and control the real world.


## The 6522VIA I/O Board.

The Apple II Computer, as configured at the factory, has practically no way to interface with the real world, with the possible exception of playing a game with the joysticks. Games are very impressive and fun, but after awhile you will begin to wonder, "Now how do I get this nifty little machine to do something practical and prove I didn't just waste my money on a game-playing machine?" One of the biggest problems with trying to use the game playing input ports for transfer of data is that they are limited to four bits or one nybble, which really limits the amount of data that can be transferred in a given period of time. Because of the severe I/O limitations of the Apple computer, the authors intend to show you how to use the 6522 versatile application interface I/O board to move large amounts of data in relatively short periods of time. Consequently, you will have the ability to do a great many of the things people said couldn't be done.

One of the first problems you will encounter, which is not known to many people, is that the 6522 I/O chip is not fast enough to pick up the clock pulse from the 6502 microprocessor chip. In order to make the 6522 compatible with the 6502 microprocesor, it is necessary to incorporate a time delay. We will use the small 4050 CMOS chip. This solution will work in $99 \%$ of the cases. For that $1 \%$ of the time when it doesn't, never fear, there will be further help outlined later in the book. The 6522 I/O board also has 1 K of RAM built into it, of which $1 / 4$ is usable at any time. These 256 bytes are suitable for applications such as a small machine-language monitor that you want to tuck safely out of BASIC's way.

Figure 1.2 demonstrates how you can use the 1K byte RAM on your 6522 I/O board. On each board there are two 2114 1K by 4 -bit static RAMs for your machine-language programs. But out of this 1K RAM you can really only use 256 bytes at a time. The addresses for that $1 / 4 \mathrm{~K}$ bytes of RAM depend on the slot in which the board is plugged. For instance, if you want to put a small machine-language program in the RAM on the board while it's plugged into slot 4,


Figure 1.1 The Four Empty Slots in the Apple
you can write your program into the RAM area starting at $\mathbf{C 4 0 0}$. You need not be concerned about which $1 / 4$ of the RAM your program is in, because you may select any $1 / 4$ you wish by using the two switches on the I/O board. Note that every $1 / 4 \mathrm{~K}$ block on each board is addressed using similar addresses (for example, C500-C5FF in slot 5).

Figure 1.2 Block Diagram of the 1 K On-board RAM
S = SWITCH

| SI | S2 |  |
| :---: | :---: | :---: |
| I. $1 / 4 \mathrm{k}$ | off | off |
| $2.1 / 4 \mathrm{k}$ | on | off |
| $3.1 / 4 \mathrm{k}$ | off | on |
| $4.1 / 4 \mathrm{k}$ | on | on |

Suppose you need four different machine-language programs for a particular application. You could write these four routines into address C500-C5FF (with the I/O card in slot 5) while setting the two switches to the four different positions. Then the four programs (each being 256 bytes or less) are in that 1K RAM block. By setting the switches, you can now address four different programs in the same area of memory.

Different 1/4's of the 1K RAM in 256 Byte chunks can easily be accessed by simply flipping the switches on the board itself.

The clear area on the left side of the board is a prototype area free for you to use for your own experimentation and custom applications. The 6522 I/O board can be programmed and controlled from virtually any language, whether it's store instructions from machine-language or POKE and PEEK commands used with the higher level languages. A section of this book is devoted to showing you how this is done, whether it's from machine-language, or a higher level language such as PASCAL or BASIC. The 6522 has two ports, A and B, and 8 bi-directional data lines. It also contains 2 timers, 1 eight-bit shift register, and 4 hand-shaking lines. The hand-shaking lines are used to communicate with the other devices that are capable of sensing a READY or NOT READY condition.


Figure 1.3 Block Diagram of the 6522 Board


Figure 1.4 Photo of the 6522 Board

| board <br> in slot | 6522 |  |  |  |
| :---: | :---: | :--- | :--- | :--- |
| Hex | Decimal |  |  |  |
|  | from | to | from | to |
| 2 | COAO | COAF | -16224 | -16209 |
| 3 | COB0 | COBF | -16208 | -16193 |
| 4 | COC0 | C0CF | -16192 | -16177 |
| 5 | COD0 | CODF | -16176 | -16161 |
| board |  | RAM |  |  |
| in slot | Hex |  | Decimal |  |
| 2 | C200 | C2FF | -15862 | -15617 |
| 3 | C300 | C3FF | -15616 | -15361 |
| 4 | C400 | C4FF | -15360 | -15105 |
| 5 | C500 | C5FF | -15104 | -14849 |

Figure 1.5 Address Table

Also, the addresses of the table in Figure 1.5 are from 0 to 15 , or $\mathbf{0 0}$ to $\mathbf{0 F}$. The following table gives the relative memory addresses, depending on which slot the board is plugged into.

Since the 6522 is memory mapped, the table above gives the actual memory addresses you use to communicate with and control the 6522 I/O board.


From '6502 Programming Manual' for Rockwell R650() Microcomputer System.

Figure 1.6 Block Diagram of the 6522

| Register <br> Desig. | Description |  | SLOT 2 |  | SLOT 3 |  | SLOT 4 |  | SLOT 6 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Write | Read | HEX | DEC | HEX | DEC | HEX | DEC | HEX | DEC |
| ORB/IRB | Output Register "B" | Input Register "B" | COAO | -16224 | COBO | -16208 | COCO | -16192 | CODO | $-16176$ |
| ORA/IRA | Output Register "A" | Input Register "A" | COAI | -16223 | COBI | -16207 | COCl | -16191 | CODI | $-16175$ |
| DDRB | Data Direction Register "B" |  | COA2 | -16222 | COB2 | -16206 | COC2 | -16190 | COD2 | -16174 |
| DDRA | Data Direction Register "A" |  | COA3 | -16221 | С0B3 | -16205 | COC3 | -16189 | COD3 | $-16173$ |
| TIC-L | TI Low-Order Latches | TI Low-Order Counter | C0A4 | -16220 | COB4 | -16204 | C0C4 | -16188 | COD4 | $-16172$ |
| TIC-H | TI High-Order Counter |  | COA5 | -16219 | COB5 | -16203 | COC5 | -16187 | COD5 | -16171 |
| TIL-L | TI Low-Order Latches |  | C0A6 | -16218 | C0B6 | -16202 | C0C6 | -16186 | C0D6 | $-16170$ |
| TIL-H | TI High-Order Latches |  | COA7 | $-16217$ | C0B7 | -16201 | C0C7 | -16185 | C0D7 | -16169 |
| T2C-L | T2 Low-Order Latches | T2 Low-Order Counter | C0A8 | -16216 | C0B8 | -16200 | C0C8 | -16184 | C0D8 | -16168 |
| T2C-H | T2 High-Order Counter |  | C0A9 | -16215 | C0B9 | -16199 | C0C9 | -16183 | C0D9 | -16167 |
| SR | Shift Register |  | COAA | $-16214$ | COBA | -16198 | COCA | -16182 | CODA | -16I66 |
| ACR | Auxiliary Control Register |  | COAB | $-16213$ | COBB | -16197 | COCB | $-16181$ | CODB | -16165 |
| PCR | Peripheral Control Register |  | COAC | -16212 | COBC | -16196 | COCC | $-16180$ | CODC | -16164 |
| IFR | Interrupt Flag Register |  | COAD | -16211 | COBD | -16195 | COCD | $-16179$ | CODD | -16163 |
| IER | Interrupt Enable Register |  | COAE | -16210 | COBE | -16194 | COCE | -16178 | CODE | -16162 |
| ORA/IRA | Same as RegA Except No "Handshake" |  | COAF | -16209 | COBF | -16193 | COCF | -16177 | CODF | -16161 |

Figure 1.7 Register Addresses of the 6522 Board

## Programming the Ports of the 6522VIA Board.

Ports A and B are programmed using the internal data registers DDRA and DDRB. If the bit is set to 1 in DDRA or DDRB, that means the corresponding line in Port A or Port B, respectively, will be used for input. If the bit in DDRA or DDRB is set to 0 , it will signal the chip that the corresponding line in Port A or B , respectively, will be used for output. As an example, loading DDRA with 255 or $\mathbf{F F}$ will signal the chip that all lines of Port A are used for output. Loading either of the data registers can be accomplished (in machine-language) by loading the Accumulator with the number desired, then storing it in that memory location. It can also be done from BASIC by POKEing the corresponding memory address with the number desired. Once the bits and the data registers are set, they will remain in the same configuration until the computer is forced through its power-up sequence. This can be accomplished by resetting the machine, by shutting it off and turning it back on, or by loading a new number into the data register. Upon reset or power-up of the computer all Port lines will set to 0 . That will indicate all lines are to be used for input. They will remain in that state until altered by software running within the computer.

## Programming a Visual Display Indicator.

To get you right into using the 6522VIA board, the first application will be a visual display indicator. We will show you how to light any configuration of 8 LED's, depending on the conditions existing within the 6522VIA chip. In order to do this you will need 8 LED's plus 8 current-limiting resistors.

Connect the anode of each LED to a corresponding bi-directional data line on the 6522. Connect the cathode of each LED through a 220 ohm limiting resistor to ground.


TORB

Figure 1.8 How to Connect LEDs to the Port

Figure 1.9 Bar Graph 1

```
10 REM BARGRAPH 1
20 REM BOAARD IN SLOT 4
30 DDRA = - 16189:TA = - 16191
40 POKE DDRA,255
50 A = 1
60 POKE TA,A
70 GOSUB 200
80 A = A * 2
90 IF A = 256 THEN A = 1
l00 GOTO 60
200 REM TIME DELAY
210 FOR I = l TO 50
220 NEXT I: RETURN
```


## Using the LED Visual Display.

This demonstration program assumes that the $6522 \mathrm{I} / \mathrm{O}$ board is in slot 4. In line 30 we assign a variable to the internal register DDRA. TA is also initialized to the memory location memory-mapped to Port A at this time. In line 40 the POKE statement sets all of the Port A lines to outputs. Line 50 assigns the value of 1 to the variable A to be used in line 60 to output the number 1 to Port A. Line 70 calls a time delay routine at line 200 . This is necessary so that we can see the LED'S change. Through each loop of the program, the variable A will be shifted left one place in order to turn off the light that was on and to light the next one in sequence. The way this is set up only one light will be on at a time. Line 90 is used to re-initialize the variables to start the lights through their pattern again.

## Bar Graph 2 Demonstration

This demonstration program will show you how to make a true bar graph display. This means that the highest light lit will cause all lights lower than it in the sequence to be on at the same time. Line comments of the Bar Graph 2 demonstration program follow:

Figure 1.10 Bar Graph 2
LIST
10 REM BARGRAPH 2
20 REM BOARD IN SLOT 4
30 DDRA $=-16189: T A=-16191$
40 POKE DDRA, 255
$50 \mathrm{~B}=1: \mathrm{A}=1$
60 PORE TA, B
70 GOSUB 200
$80 \mathrm{~A}=\mathrm{A} * 2: \mathrm{B}=\mathrm{B}+\mathrm{A}$
90 IF A $=256$ THEN 50
100 GOTO 60
200 REM TIME DELAY
210 FOR I $=1$ TO 50
220 NEXT I: RETURN

Up through line 40 the programs are identical. In line 50, A will be set to 1 as in the previous program, and variable $B$ will also be set to 1 . In line 60 the variable $B$ will be output to Port A. The GOSUB 200 will still be a time delay as in the previous program. In line 80 the value of A is multiplied by two to shift it left. Then the variable B will be set equal to B plus A . The reason for this is to insure that all less significant lights will be lit whenever a more significant light is lit. Line 90 is used as a counter reset to re-initialize the variables when A reaches 256.

## Programming the 6522 Internal Timer

The 6522 internal timer consists of two eight-bit latches and a 16 -bit counter. The two latches are referred to as T1L/L and T1L/H. The 16-bit counter is divided into two eight-bit parts, referred to as $\mathrm{T} 1 \mathrm{C} / \mathrm{L}$ and $\mathrm{T} 1 \mathrm{C} / \mathrm{H}$. The lower part of the counter T1C/L has a different function depending on whether you are reading or writing. Writing into T1C/L is the same as if you had written into T1L/L. It behaves much the same way as the memory location would. If you read T1C/L you will get the low byte of the counter. A write command to $\mathrm{T} 1 \mathrm{C} / \mathrm{H}$ will cause the counter to start. During this operation the contents of T1L/L are transferred to T1C/L. The contents of the counter T1C/L are decremented with each clock pulse received from $B 2$. Each time the counter is decremented by one, a check is made to see if the counter has reached zero. If, after decrementing, the counter is zero, then one of two things will occur, depending on the operating mode that was set prior to initializing the counter sequence. Either an interrupt will be generated or bit 7 of Port B will be set. At this time the contents of T1L/L and T1L/H will be transferred into the counter again. This will have the effect of causing the timer to continously cycle. The operating mode is determined by setting bit 6 and bit 7 of the auxiliary control register ACR. The following table shows the different configurations possible and what the status of the operating mode is for each configuration.

| ACR7 | ACR6 | Mode |
| :---: | :---: | :--- |
| 0 | 0 | Oneshot, only Interrupt, no Signal at PB7 |
| 0 | 1 | Running Interrupts, no Signal at PB7 |
| 1 | 0 | Oneshot, Interrupt, negative Pulse at PB7 |
| 1 | 1 | Free running, square wave at PB7 |

Figure 1.11 Operating Modes of the Timer

## Timer Operating Modes

If bit 6 of the auxiliary control register is 1 and bit 7 is also equal to 1 , then the operating mode of the timer will be in a free-running or continously cycling state. Every time the lower 8 bits of the timer register become zero, the polarity of the signal at bit 7 of Port $B$ will reverse. This causes pin 7 of Port $B$ to act as a square-wave generator. The value entered into the timer controls the duration of the cycle of the square wave being generated. For instance, if a 2 is placed in the timer, a square wave with a 2 microsecond positive peak followed by a two microsecond negative peak will be generated, giving you a full cycle of 4 microseconds. The total square wave cycle generated will always be double the value placed in the timer. The following program listing is an example of making a square-wave generator using a 6522VIA board. The square-waves generated by this program will be 100 millisecond cycles.

## Line Comments: Square-Wave Generator Using the 6522.

In lines 12-15 we use the pseudo-Op to equate and assign the values to the labels used in the program. In line 18 we set the operating mode with LDA C 0 H . In lines 20-22 we load the timer with the values to be used in this demonstration program. The timer will be loaded with $\mathbf{C 4 7 F}$ or 51023 . Line 23 starts the timer. Note that in the listing, instead of putting 50,000 into the timer, we put 51023 in the timer. The reason for this is that the clock of the Apple II computer is not exactly one megahertz. You will be happy to hear that your Apple runs a little faster than advertised. Once the timer sequence has been initiated, the timer will continue to run without any help from the CPU and will run independently of whatever else is going on in the machine at that time. It will continue to run until the computer is reset, or forced through its power-up cycle, or the registers are changed. Any one of these three conditions signal the timer to stop its free-running or continous cycling mode. If you wish to change the frequency at which the program is running, you only need to load the new values into the two latches, T1L/L and T1L/H. When you load in the new values, the cycle of the square-wave already being generated will be completed. But once the timer has reached zero, the new values will be accepted, and the new frequency will be generated.

## Another Project with the 6522 Timer

In this application we will use the timer as a single-shot or mono-flop square-wave pulse generator. In order to do this we need to change the operating mode from its current value of $\mathbf{C O}$ to a new value of $\mathbf{8 0}$. The program listing to make the mono-flop or single-shot square-wave pulse generator follows:

Figure 1.12 Square-wave Generator


## Using the Timer as a Counter

The timer can be used to count negative pulses which appear on bit 6 of Port B. Bit 5 of the ACR determines whether the timer will be used as a mono-flop square-wave pulse generator or as a pulse counter. If this bit is set to 1 , the timer will be a pulse counter, and if the bit is set to 0 , it will be a mono-flop pulse generator. The following program will illustrate how to use one of the timers to generate a pulse that can be counted by the other timer. If we connect pin 6 of Port B to pin 7 of Port B, and we use timer 2 as the counter and timer 1 as a free-running continous cycle pulse generator, we can create an ideal timer to measure the running time of various routines and programs. The following demonstration program to illustrate using the timer as a stopwatch will consist of two parts: a short BASIC program and a machine-language program. The machine-language part sets the operating mode and starts the timer with its address at C40C. The two programs are very similar. The part of the program that will have the elapsed time in it starts at C4C6. The time value is stored as one-hundredth of a second and is stored in C4FE and C4FF. The BASIC program accesses this data, using it to calculate the amount of time that has elapsed during the running of the program. The machine-language program we are describing is stored in the RAM on the interface board, currently in slot 4 . This makes it completely independent of BASIC and the rest of the memory in the machine, so you don't have to worry about it being overwritten by the BASIC programs you have running. Line 1000 is the test subroutine that we are going to measure the execution time of. In line 100 we start the time measurement. In line 110 we call the subroutine we are going to measure. When we return from the subroutine we call the routine to stop the timer; then the program goes to the routine that will calculate the amount of elapsed time that has occurred. Line 994 shows the routine that will calculate the time elapsed in hundredths of a second and then display it.

Figure 1.14 BASIC 'Running Time’ Timer

```
l REM RUNTIME TEST
10 START = - 15348:FIN = - 15322:LO = - 15106
15 HI = - 15105
20 D$ = CHR$ (4)
25 PRINT D$;"BLOAD ETIME"
100 CALL START
110 GOSUB 1000
200 CALL FIN: GOSUB 990: END
990 PRINT "EXECUTION TIME=";
992 H% = PEEK (HI):L% = PEEK (LO)
994 PRINT (H% * 256 + L%) / 100;" SECONDS"
999 RETURN
1000 REM PROGRAM UNDER TEST
1010Q = 2.5:B = 1.2:C = 3.4
1020 E = 1 / Q
1030 FOR I = 1 TO 100
1040 A = (B + C) * Q
1050 NEXT I
1060 RETURN
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{\begin{tabular}{l}
Continued Listing \\
CALL-151
\end{tabular}} \\
\hline \multicolumn{6}{|l|}{*C400LL} \\
\hline C400- & 20 & 0C & C4 & JSR & \$C40C \\
\hline C403- & 4 C & 59 & FF & JMP & \$FF59 \\
\hline C406- & 20 & 26 & C4 & JSR & \$C426 \\
\hline C409- & 4 C & 59 & FF & JMP & \$FF59 \\
\hline C40C- & A9 & E0 & & LDA & \#\$E0 \\
\hline C40E- & 8D & CB & C0 & STA & \$C0CB \\
\hline C411- & A9 & 01 & & LDA & \#\$01 \\
\hline C413- & 8D & C8 & C0 & STA & \$C0C8 \\
\hline C416- & A9 & 00 & & LDA & \#\$00 \\
\hline C418- & 8D & C9 & C0 & STA & \$C0C9 \\
\hline C41B- & A9 & EC & & LDA & \# \$ EC \\
\hline C41D- & 8D & C4 & C0 & STA & \$C0C4 \\
\hline C420- & A9 & 13 & & LDA & \#\$13 \\
\hline C422- & 8D & C5 & C0 & STA & \$C0C5 \\
\hline C425- & 60 & & & RTS & \\
\hline C426- & AD & C8 & C0 & LDA & \$C0C8 \\
\hline C429- & 8D & FE & C4 & STA & \$C4FE \\
\hline C42C- & AD & C9 & C0 & LDA & \$C0C9 \\
\hline C42F- & 8D & FF & C4 & STA & \$C4FF \\
\hline C432- & 38 & & & SEC & \\
\hline C433- & A9 & 00 & & LDA & \# \$00 \\
\hline
\end{tabular}
\[
\mathrm{C} 400 . \mathrm{C} 443
\]
```

C400-20 0C C4 4C 59 FF 20 26
C408- C4 4C 59 FF A9 E0 8D CB
C410- C0 A9 01 8D C8 C0 A9 00
C418- 8D C9 C0 A9 EC 8D C4 C0
C420- A9 13 8D C5 C0 60 AD C8
C428- C0 8D FE C4 AD C9 C0 8D
C430- FF C4 38 A9 00 ED FE C4
C438- 8D FE C4 A9 00 ED FF C4
C440- 8D FF C4 60

```

\section*{Programming the Internal Shift Register.}

The internal shift register acts as a serial I/O Port. You can pass parallel information from the CPU to it and have it output it serially to an external peripheral device, or you can input serial data and then give it to the CPU in parallel, 8 bits at a time. In order to make the shift register function in this manner you can use an external clock, the clock of the CPU, or you could design your own timer clock pulse with the timer within the 6522. In this case the operating mode will be set by bits 2,3 and 4 of the auxilary control register. The following table shows the different operating modes and the bit configuration that will set them.
\begin{tabular}{|l|c|c|l|}
\hline ACR4 & ACR3 & ACR2 & \multicolumn{1}{|c|}{ Mode } \\
\hline 0 & 0 & 0 & Shift Register Disabled \\
\hline 0 & 0 & 1 & Shift in under control of Timer 2 \\
\hline 0 & 1 & 0 & Shift in at System Clock Rate \\
\hline 0 & 1 & 1 & Shift in under control of external input pulses \\
\hline
\end{tabular}

Figure 1.15 Operating Modes of the Shift Register
The pin designated as CB2 on a 6522 is used as a serial I/O pin. Through this pin, serial I/O can be written to or read from the shift register. If you are going to use an external clock for your serial I/O you will need to feed the clock signal to CB1. In the internal clock you would use CB1 as a strobe to synchronize the data coming out of CB2 or going into CB2.

Whether CB1 is used as a sync pulse, outputs a clock pulse, or accepts an input of an external clock pulse depends on the bit configuration of bits 2,3 and 4 of the auxilary control register (ACR). If you use the timer as your internal clock, it will only be an 8 -bit timer used in conjunction with the shift register. The lowest shift frequency would then be about 0.5 milliseconds because reads or writes to the shift register can only be done on every other occurance of zero.

\section*{A Variable Duty-cycle Square-wave Generator.}

Changing the bit configuration and shift register will alter the duty cycle of the square-wave being generated. Changing the counter latch, T2L/L, allows you to change the clock frequency of the square-wave generator. The following program, written in FORTH, you can use to control the 8 output pins of Port A. This program in the FORTH language is included because FORTH is a very common language in control applications. Also, writing a program in FORTH is much easier than writing in machine-language, and much faster than a BASIC program would be. To demonstrate this program we will perform the following tasks. There are 8 LED's connected to Port A of the 6522 chip. Instead of using LED's, any device could be connected provided there were an interface to assure the voltages were proper for operating the external device, without drawing too much current from the computer. The LED's are numbered from 1 to 8 . LED 1 is controlled by bit 0 of Port A, the least significant bit and LED 8 is controlled by bit 7, the most significant bit of Port A. This program will make it possible to turn the LED's on and off by simply typing the number of the LED followed by the word ON or OFF.

The following is the line comments of the FORTH program. In the first line of the program we define the word START. This will set the data direction register for Port A, located at memory address C0C3, with 255 , signaling that it is to be used for output. We put zero as the first element on the top of the stack. In the second line we define the word AN, and we put it into location C0C1. In the third line we define the variable NR as the number of the LED that should be switched on or off. Before calling NR, this number is on top of the stack. Entering the DO loop, the top of the stack is 1 , and N is the upper boundary of the index limit of the
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0800 & & 1 & \multicolumn{3}{|c|}{DCM "PR\#I"} \\
\hline 0800 & & 2 & ; & & \\
\hline 0800 & & 3 & ; & & \\
\hline 0800 & & 4 & \multicolumn{3}{|l|}{i*****************************} \\
\hline 0800 & & 5 & \multicolumn{2}{|l|}{;*} & * \\
\hline 0800 & & 6 & \multicolumn{2}{|l|}{;* VARIABLE DUTY CYCLE} & * \\
\hline 0800 & & 7 & \multicolumn{2}{|l|}{;* SQUAREWAVE GENERATOR} & * \\
\hline 0800 & & 8 & \multicolumn{3}{|l|}{;* *} \\
\hline 0800 & & 9 & \multicolumn{3}{|l|}{; *****************************} \\
\hline 0800 & & 10 & \multicolumn{3}{|l|}{;} \\
\hline 0800 & & 11 & \multicolumn{3}{|l|}{;} \\
\hline 0800 & & 12 & \multicolumn{3}{|l|}{;} \\
\hline 0800 & & 13 & ACR & \multicolumn{2}{|l|}{EQU \$C0CB} \\
\hline 0800 & & 14 & T2LL & EQU \$C0C8 & \\
\hline 0800 & & 15 & \multirow[t]{2}{*}{\begin{tabular}{l}
SR \\
MONITO
\end{tabular}} & EQU \$C0CA & \\
\hline 0800 & & 16 & & EQU \$FF59 & \\
\hline 0800 & & 17 & \multicolumn{3}{|l|}{;} \\
\hline 0800 & A9FF & 18 & & LDA \#\$FF & ;SET TIMER 2 FOR SLOWEST \\
\hline 0802 & 8DC8C0 & 19 & & STA T2LL & ;FREQUENCY \\
\hline 0805 & A910 & 20 & & LDA \#\$10 & ;SET OPERATION MODE \\
\hline 0807 & 8DCBC0 & 21 & & STA ACR & \\
\hline 080 A & A90F & 22 & & LDA \# \$0F & ¿4 TIMES ZERO AND 4 TIMES \\
\hline 080C & 8DCAC0 & 23 & & STA SR & ;ONE TO THE SR \\
\hline 080 F & 4C59FF & 24 & & JMP MONITO & \\
\hline 0812 & & 25 & ; & & \\
\hline 0812 & & 26 & ; & & \\
\hline & & 27 & & END & \\
\hline
\end{tabular}

END OF ASSEMBLY

Figure 1.17 FORTH Listing - Lamp Driver
: START HEX 00 FF COC3 1! ;
: AN COC1! ;
: NR 102 UNDER SWAP DO 2* LOOP 2/;
: NEW 2 UNDER OR DUP ;
: ON NR NEW AN ;
: NEC 2 UNDER SWAP COMPLEMENT AND DUP ;
: OFF NR NEC AN ;
START
2 ON
3 ON
2 OFF
loop. In the loop, the 1 on the top of the stack will be shifted left \(N\) number of times by multiplying by two, in order to indicate which LED is the target. For example, with \(\mathrm{N}=4\) we set bit 4 of Port A to 1 . This bit is assigned to LED 5. This is one too high, so we must shift right one time. This is done by dividing by 2 . If you switch on another LED, all LED's that are already on should stay on. To switch the lamp off it


Figure 1.186522 I/O Schematic

(Bottom)

Figure 1.19 Printed Circuit Board

(Top)
is necessary to complement the number used to switch it on; then erase the bit by doing an AND function to mask out the unwanted bit of the existing pattern. This is done in program part NEC. You can turn out LED 5 by typing in 5 OFF. The program is started by the word START, which initializes all of the ports of the 6522.

In Figure 1.18 you see the complete schematic of the 6522 I/O board. The two RAM'S are located in the upper right hand corner (if you are holding the board as though you were plugging it into the machine). They are numbered U2 and U3. They are selected by the IL select line from the Apple. The 6522 is selected by the device select signal from the Apple computer. The select lines RS0 to RS3 are connected to address lines A0 to A3. The U4, as previously mentioned, gives us the time delay for the Phi 2 clock. The output lines are brought out to two different connectors. You can identify each set on the left hand side by looking at the schematic.

\section*{Constructing the 6522 I/O Board.}

The I/O board is available in kit form from Technopak. A picture of parts placement is provided with all the parts in the places where they should go, and we recommend putting each IC in a socket. There are also two places where you will have to attach jumper wires as shown in the parts placement figure.

\section*{TOP VIEW (COMPONENT SIDE)}


Figure 1.21 Parts List for the 6522 I/O Board
\begin{tabular}{cl} 
Qty & Description \\
1 & Capacitor tantal \(10 \mu \mathrm{~F} / 35 \mathrm{~V}\) \\
1 & DIP switch, 2 poles \(/ 3\) poles \\
2 & Connectors with 20 pin each, for port A and B connectors \\
1 & 40 pin socket DIL \\
2 & 18 pin socket DIL \\
1 & 16 pin socket DIL \\
1 & 6522 VIA (Rockwell) \\
1 & 4050 Motorola \\
2 & 2114 L RAM chips Synelec or Rockwell \\
1 & 6522 / / Board
\end{tabular}


\section*{Sound and Noise Generation Using the AY-3-8912}

The PSG (Programmable Sound Generator) generates sound or noise through mixing of three programmable square-wave frequencies and one noise generator. Using a D/A convertor, all three frequencies are output on three different channels. Each of the output channels can be connected to an amplifier separately, or all three channels can be tied together through one amplifier. The envelope of the output signal can be controlled by an envelope generator. All functions are controlled by 16 registers shown in the table in Figure 2.1.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
BIT \\
REGISTER
\end{tabular}} & B7 & B6 & B5 & B4 & B3 & B2 & B1 & B0 \\
\hline R0 & \multirow{2}{*}{Channel A Tone Period} & \multicolumn{8}{|c|}{8-BIT Fine Tune A} \\
\hline R1 & & \multicolumn{8}{|l|}{} \\
\hline R2 & \multirow[b]{2}{*}{Channel B Tone Period} & \multicolumn{8}{|c|}{8-BIT Fine Tune B} \\
\hline R3 & & \multicolumn{8}{|l|}{} \\
\hline R4 & \multirow[b]{2}{*}{Channel C Tone Period} & \multicolumn{8}{|c|}{8-BIT Fine Tune C} \\
\hline R5 & & \multicolumn{8}{|l|}{} \\
\hline R6 & Noise Period & \multicolumn{4}{|l|}{- D D D D A} & \multicolumn{4}{|c|}{5-BIT Period Control} \\
\hline R7 & Enab & \multicolumn{2}{|r|}{IN/OUT} & \multicolumn{3}{|c|}{\(\overline{\text { Noise }}\)} & \multicolumn{3}{|c|}{Tone} \\
\hline R & & IOB & IOA & C & B & A & C & B & A \\
\hline R10 & Channel A Amplitude & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{}} & M & L3 & L2 & L1 & LO \\
\hline R11 & Channel B Amplitude & & & & M & L3 & L2 & L1 & LO \\
\hline R12 & Channel C Amplitude & & & & M & L3 & L2 & L1 & LO \\
\hline R13 & \multirow[b]{2}{*}{Envelope Period} & \multicolumn{8}{|c|}{8-BIT Fine Tune E} \\
\hline R14 & & \multicolumn{8}{|c|}{8-BIT Coarse Tune E} \\
\hline R15 & Envelope Shape/Cycle &  &  &  & & CONT & ATT. & ALT. & HOLD \\
\hline R16 & I/O Port A Data Store & \multicolumn{8}{|c|}{8-BIT PARALLEL I/O on Port A} \\
\hline R17 & I/O Port B Data Store & \multicolumn{8}{|c|}{8 -BIT PARALLEL I/O Port B} \\
\hline
\end{tabular}

Figure 2.1 PSG Register Functions
The generation of a single tone is performed by frequency division. A clock signal, which has to be applied to the chip, must first be divided by 16 , and then it will be divided by 12 using a counter. This 12 bit word for channel A will now be put into register R0 ( 8 lower bits), with the remaining 4 bits put into register R1. For a given clock frequency you can calculate the tone period ( tp ) as follows:
\[
\begin{aligned}
& \mathrm{tp}=\mathrm{fclock} /\left(\mathrm{f}^{*} 16\right) \\
& \mathrm{f}=\text { the desired frequency } \\
& \text { fclock }=\text { clock frequency applied to the chip } \\
& \text { Both values used are in } \mathrm{HZ} \\
& \text { Example: } \mathrm{f}=440 \mathrm{HZ} \\
& \mathrm{fclock}=1,000,000 \mathrm{HZ} \\
& \mathrm{tp}=1,000,000 / 440^{*} 16=142.04
\end{aligned}
\]

If you convert 142 into a 12-bit binary number, you will get \(\mathbf{8 E}\) (in HEX). With an 8 E in register R 0 and a 0 in register R 1 , you will get a signal with a frequency of 440 HZ . The rounding of 142.04 gives you an error of course, so the resulting frequency will be 440.14 HZ . The difference between the calculated and real frequency at different clock frequencies is shown in the following table:
\begin{tabular}{|l|l|l|}
\hline Frequency & 1 MHz & 1.78977 MHz \\
1046.496 (C6) & 1041.666 & 1045.428 \\
7040.00 (A8) & 6944.444 & 6991.299 \\
\hline
\end{tabular}

\section*{Figure 2.2 Frequencies}

To calculate the HEX numbers for the different clock frequencies, you may use the following table:

Figure 2.3 Clock Frequencies
LIST
\begin{tabular}{|c|c|}
\hline 10 & REM CALCULATING THE CONTENTS OF THE REGISTERS \\
\hline 20 & REM FOR THE PSG AY-3-8912 \\
\hline 30 & REM CLOCKFREQUENCY 1MHZ (FC) \\
\hline 40 & REM OUTPUT OF THE 12-BIT VALUES IN HEX \\
\hline 50 & REM DESIRED AND TRUE FREQUENCY IS PRINTED \\
\hline 100 & INPUT "F= "; \\
\hline 110 & \(\mathrm{FC}=1000000\) \\
\hline 120 & \(T P=F C /(16 * F)\) \\
\hline 130 & MSD \(=\) INT (TP / 256) \\
\hline 140 & \(T P=T P-M S D * 256\) \\
\hline 150 & NSD \(=\) INT (TP / 16) \\
\hline 160 & LSD \(=1 N T(T P-N S D * 16+0.5)\) \\
\hline 165 & \(\mathrm{FI}=\mathrm{FC} /((\mathrm{MSD} * 256+\mathrm{NSD} * 16+\mathrm{LSD})\) * 16\()\) \\
\hline 170 & GOSUB 200 \\
\hline 180 & END \\
\hline 200 & IF MSD > 9 THEN MSD \(=\) MSD +7 \\
\hline 210 & MSD \(=\) MSD \(+48: A \$=\) CHRS (MSD) \\
\hline 220 & IF NSD \(>9\) THEN NSD \(=\) NSD +7 \\
\hline 230 & NSD \(=\) NSD \(+48: B \$=\) CHRS (NSD) \\
\hline 240 & IF LSD \(>9\) THEN LSD \(=\) LSD +7 \\
\hline 250 & LSD \(=\mathrm{LSD}+48: C \$=\) CHRS (LSD) \\
\hline 260 & PRINT F;" ";A\$;B\$;C\$;" ";FI \\
\hline 270 & RETURN \\
\hline
\end{tabular}

The next figure shows how to generate a clock frequency with a 3.579545 MHZ crystal. Then the signal is divided using the CMOS chip (4013). In most applications, it will be more than sufficient to use the 1 MHZ clock of your computer system.


Figure 2.4 Clock Generator Circuit

\section*{How the Internal Registers Work.}

The registers R0-R5 are used to program tone periods for the three channels A, B, and C. Register R6 is used to program the noise generator; therefore, you only have to use the 5 lowest bits of this register. The lowest noise frequency will be achieved by placing a \(\mathbf{1 F}\) into the lowest 5 bits (All 5 bits are 1). The highest possible noise frequency is created by using a 01 in that part of the register. The clock frequency is now divided, first by 16 , then by the 5 -bit word. The noise period may be calculated with the following equation:
\[
\begin{aligned}
& \mathrm{NP}=\text { fclock } /\left(16^{*} \mathrm{fn}\right) \\
& \text { fclock = input clock frequency } \\
& \mathrm{NP}=\text { noise period. } \\
& \mathrm{fn}=\text { desired noise frequency }
\end{aligned}
\]

With a clock frequency of 1 MHZ you can generate noise within a range from 2 MHZ - 75 MHZ . Register 7 controls the sound and noise output of each separate channel. How the sound channels work with the sound or noise output is shown in the following chart:

Figure 2.5
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Bit} & 76 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & I/O & \multicolumn{3}{|c|}{Noise} & \multicolumn{3}{|c|}{Sound} \\
\hline & & C & B & A & C & B & A \\
\hline
\end{tabular}

When one bit of register A is set to zero ( 0 ) the appropriate channel is opened. Example: Sound on channel A \(=00111110=3 \mathbf{E}\)

Noise on channel B and
Sound on channels A and C \(=00101010=\mathbf{2 A}\)
The two most significant bits are used for the data transfer via the I/O port of the PSG chip. You don't need them for sound generation. Registers R8, R9 and R10 are responsible for the value of the sound output of channels A, B and C respectively. The first 4 bits set the volume to one of 16 different levels for each channel. This setting is not linear; rather, it is logarithmic.


Figure 2.6 Envelope Period
If, in one of these registers, bit 5 is set to a logical 1 , the amplitude of that channel is controlled by the envelope generator, which can be programmed via registers R11, R12 and R13. R11 and R10 form a 16 -bit counter to generate the length of the period of the envelope. The clock frequency is divided by 256 and then by the contents of registers R11 and R12. R12 is now the least significant bit.

A 1 MHZ clock frequency gives you envelope periods from 0.06 HZ to 4000 HZ . To calculate the period use:
\(\mathrm{EP}=\mathrm{fclock} /(256 * \mathrm{fe})\)
\(\mathrm{fe}=\) frequency of the envelope
\(\mathrm{EP}=\) Envelope Period (or Duration)
The 16 bit binary value for EP is written into registers R11 and R12. For that calculation, use the program above after changing line 120 to \(\mathrm{EP}=\mathrm{FC} /\left(256^{*} \mathrm{~F}\right)\). The least significant bit of R13 defines the configuration of the envelope.

Figure 2.7 Envelopes


The second waveform, with R13 \(=04\), generates a tone of increasing volume with a period of EP. At the end of period EP the volume will suddenly decrease.

\section*{Programming the GI Soundchip.}

Control lines BDIR and BC2 are used to select a register. The third control line is connected to +5 V . Data lines and control lines can be controlled by the 6522 VIA.

In our application we used the Phi 2 clock of the 6502 microprocessor for our sound chip clock.

The data lines, DA0 - DA7, are connected to Port A of the 6522. The control lines \(\mathrm{BC1}\) and BDIR are hooked to PB0 and PB1. To feed the data into the appropriate register, you first have to send the address and data through the data lines. The data lines are controlled by the control lines BDIR and BC1 (see Figure 2.8).


ANALOG CHANNEL A, B, C (outputs): pins 4, 3, 38 (AY-3-8910) pins 5, 4, 1 (AY-3-8912)
Figure 2.8 PSG Functions
The number of the appropriate register is stored in the X register, and the data is stored in the accumulator of the 6502 CPU and then passed to the subroutine called OUT.
Figure 2.9 Program OUT
PR\#1
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0800 & & 1 & & DCM & "PR\#1" \\
\hline 0800 & & 2 & ; & & \\
\hline C0C0 & & 3 & & ORG & \$C0C0 \\
\hline C0CO & & 4 & TORB & EQU & * \\
\hline C0C0 & & 5 & TORA & EQU & *+! 1 \\
\hline \(\mathrm{COC0}\) & & 6 & DDRB & EQU & *+! 2 \\
\hline COCO & & 7 & DDRA & EQU & *+! 3 \\
\hline C0C0 & & 8 & ; & & \\
\hline 0800 & & 9 & & ORG & \$800 \\
\hline 0800 & A8 & 10 & OUT & TAY & \\
\hline 0801 & A9FF & 11 & & LDA & \# \$FF \\
\hline 0803 & 8DC3C0 & 12 & & STA & DDRA \\
\hline 0806 & 8DC2C0 & 13 & & STA & DDRB \\
\hline 0809 & 8EClC0 & 14 & & STX & TORA \\
\hline 080C & A903 & 15 & & LDA & \# \$03 \\
\hline 080E & 8DC0C0 & 16 & & STA & TORB \\
\hline 0811 & A900 & 17 & & LDA & \# \$00 \\
\hline 0813 & 8DC0C0 & 18 & & STA & TORB \\
\hline 0816 & 98 & 19 & & TYA & \\
\hline 0817 & 8DClC0 & 20 & & STA & TORA \\
\hline 081A & A902 & 21 & & LDA & \#\$02 \\
\hline 081 C & 8DC0C0 & 22 & & STA & TORB \\
\hline 081F & A900 & 23 & & LDA & \#\$00 \\
\hline 0821 & 8DCOC0 & 24 & & STA & TORB \\
\hline 0824 & 60 & 25 & & RTS & \\
\hline
\end{tabular}
```

;〈A> --> YREG
;PORTA AND B ARE QUTPUTS
;OUTPUT ADDRESS
;BDIR UND BCI =1
;BDIR UND BCl =0
;<Y> --> AKKU
; BDIR=1 BCl=0
; BDIR=0 BCl=0
Listing Continued .

```

The PSG at this time is not enabled. When the address is outputted, BDIR and \(\mathrm{BC1}\) go high for a very short period of time; when the data is outputted, only BDIR goes high.

Another way to program the PSG is to put the contents of the register into a table. Then you can use a program to write the values into the PSG.
Continued Listing
\begin{tabular}{lllll}
0825 & & 26 & ; & \\
0825 & & 27 & TAB & EQU \$1000 \\
0825 & & 28 & i & \\
0825 & A200 & 29 & LOAD & LDX \#\$00 \\
0827 & BD0010 & 30 & M & LDA TAB X \\
082A & 200008 & 31 & & JSR OUT \\
082D E8 & 32 & & INX \\
082E E010 & 33 & & CPX \#16 \\
0830 & D0F5 & 34 & & BNE M \\
0832 & 60 & 35 & & RTS
\end{tabular}

The programs we have seen so far only affect the registers of the sound chip. To generate sound and noise you need a few more program parts. They will be comprised substantially of delay routines and checking procedures. Program WAIT in Fig. 2.11 shows such a delay loop.

Figure 2.11 Program WAIT


Example: Generating sound A with highest volume on channel A.

Figure 2.10 Generating Tone A
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline 083 F & & 47 & ; & & & \multicolumn{5}{|l|}{\multirow[b]{2}{*}{; 440 HZ AT FT=1MHZ}} \\
\hline 083 F & A98E & 48 & & LDA & \#\$8E & & & & & \\
\hline 0841 & A200 & 49 & & LDX & \#\$00 & & & & & \\
\hline 0843 & 200008 & 50 & & JSR & OUT & & & & & \\
\hline 0846 & A93E & 51 & & LDA & \#\$3E & ; SOUND & ONLY & ON & CHANNEL & A \\
\hline 0848 & A207 & 52 & & LDX & \# 7 & & & & & \\
\hline 084A & 200008 & 53 & & JSR & OUT & & & & & \\
\hline 084 D & A90F & 54 & & LDA & \#\$0F & ; VOLUME & SET & TO & MAXIMUM & \\
\hline 084 F & A208 & 55 & & LDX & \#8 & & & & & \\
\hline 0851 & 200008 & 56 & & JSR & OUT & & & & & \\
\hline 0854 & 00 & 57 & & BRK & & & & & & \\
\hline 0855 & & 58 & ; & & & & & & & \\
\hline \multicolumn{11}{|r|}{a tone of 187 HZ is generated for 1 second (assuming the clock frequency is 1 MHZ). We use it in the following program called SIREN.} \\
\hline
\end{tabular}

Figure 2.12 Program SIREN
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0855 & & 59 & ; & & \\
\hline 0855 & & 60 & ; & & \\
\hline 0855 & A93E & 61 & SIREN & LDA \#\$3E & ; ONLY CHANNEL A \\
\hline 0857 & A207 & 62 & & LDX \#7 & \\
\hline 0859 & 200008 & 63 & & JSR OUT & \\
\hline 085C & A90F & 64 & & LDA \#\$0F & ;VOLUME SET TO MAXIMUM \\
\hline 085E & A208 & 65 & & LDX \#8 & \\
\hline 0860 & 200008 & 66 & & JSR OUT & \\
\hline 0863 & A98E & 67 & S & LDA \#\$8E & ; 440 HZ \\
\hline 0865 & A200 & 68 & & LDX \#\$00 & \\
\hline 0867 & 200008 & 69 & & JSR OUT & \\
\hline 086A & A900 & 70 & & LDA \#\$00 & \\
\hline 086C & A201 & 71 & & LDX \#01 & \\
\hline 086 E & 200008 & 72 & & JSR OUT & \\
\hline 0871 & A9FF & 73 & & LDA \#\$FF & \\
\hline 0873 & 203308 & 74 & & JSR WAIT & ;WAIT FOR 350 MS \\
\hline 0876 & A901 & 75 & & LDA \#\$01 & ; 187 HZ \\
\hline 0878 & A201 & 76 & & LDX \#\$01 & \\
\hline 087A & 200008 & 77 & & JSR OUT & \\
\hline 087D & A94E & 78 & & LDA \#\$4E & \\
\hline 087F & A200 & 79 & & LDX \#\$00 & \\
\hline 0881 & 200008 & 80 & & JSR OUT & \\
\hline 0884 & A9FF & 81 & & LDA \#\$FF & \\
\hline 0886 & 203308 & 82 & & JSR WAIT & \\
\hline 0889 & 18 & 83 & & CLC & \\
\hline 088A & 90D7 & 84 & & BCC S & \\
\hline 088C & & 85 & ; & & \\
\hline
\end{tabular}

\section*{Programming a Gunshot.}

To simulate a gunshot, you only need the noise generator for the envelopes. We set up a table in memory, and if a button is pushed, the contents of the table are brought into the PSG. If you change the content of location 1006 (noise frequency) to 00 (highest noise period) and location 100C to \(\mathbf{4 0}\) (envelope approximately 2 seconds), you can simulate an explosion.
Figure 2.13 Program GUNSHOT
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 088C & & 86 & ; & & & \\
\hline 088C & & 87 & KEY & EQU & \$FD35 & \\
\hline 088C & & 88 & ; & & & \\
\hline 088C & 202508 & 89 & SHOT & JSR & LOAD & \\
\hline 088F & 2035FD & 90 & & JSR & KEY & \\
\hline 0892 & 18 & 91 & & CLC & & \\
\hline 0893 & 90F7 & 92 & & BCC & SHOT & \\
\hline 0895 & & 93 & ; & & & \\
\hline 0895 & & 94 & ; & & & \\
\hline 1000 & & 95 & & ORG & \$1000 & \\
\hline 1000 & 000000 & 96 & & HEX & 000000000000 & ; NO SOUND \\
\hline 1003 & 000000 & & & & & \\
\hline 1006 & OF & 97 & & HEX & 0F & ;MEDIUM NOISE FREQUENCY \\
\hline 1007 & 07 & 98 & & HEX & 07 & ; NOISE ON ALL CHANNELS \\
\hline 1008 & 101010 & 99 & & HEX & 101010 & ;VOLUME SET TO MAXIMUM \\
\hline 100B & 0010 & 100 & & HEX & 0010 & ; ENVELOP PERIOD 0.6 S \\
\hline 100D & 00 & 101 & & HEX & 00 & ;ONLY ONE CYCLE \\
\hline & & 102 & & END & & \\
\hline
\end{tabular}

HEX dump of all the demo programs with the following starting addresses:
\[
\begin{aligned}
& \text { 083F . . . SOUND } \\
& 0855 \ldots \text { SIREN } \\
& \mathbf{0 8 8 C} \ldots \text {. GUNSHOT }
\end{aligned}
\]
```

0800- A8 A9 FF 8D C3 C0 8D C2
0808- C0 8E Cl C0 A9 03 8D C0
0810- C0 A9 00 8D C0 C0 98 8D
0818- Cl C0 A9 02 8D C0 C0 A9
0820- 00 8D C0 C0 60 A2 00 BD
0828-00 10 20 00 08 E8 E0 10
0830- D0 F5 60 38 48 E9 01 D0
0838- FC 68 E9 01 D0 F6 60 A9
0840- 8E A2 00 20 00 08 A9 3E
0848- A2 07 20 00 08 A9 0F A2
0850-08 20 00 08 00 A9 3E A2
0858- 07 20 00 08 A9 0F A2 08
0860-20 00 08 A9 8E A2 00 20
0868- 00 08 A9 00 A2 01 20 00
0870- 08 A9 FF 20 33 08 A9 01
0878- A2 01 20 00 08 A9 4E A2
0880-00 20 00 08 A9 FF 20 33
0888- 08 18 90 D7 20 25 08 20
0890- 35 FD 18 90 F7 90
*
11000.100D
1000-00 00 00 00 00 00 0F 07
1008-10 10 10 00 10 00

```

\section*{Program PIANO}

This program simulates the sound of a piano. The keys \(1-8\) refer to the musical notes of the C scale. The table of that program is placed in memory area \(\mathbf{1 0 1 0}\) to 1017. Each tone is mixed with a tone of half the frequency and a tone which differs slightly from the basic tone. Then a descending envelope with about a 0.85 -second period is superimposed. The program starts at \(\mathbf{0 9 0 0}\) and uses the routines OUT, LOAD and KEY.

Figure 2.14 Program PIANO
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0800 & & 1 & & DCM & "PR\#1" \\
\hline 0800 & & 2 & ; & & \\
\hline C0C0 & & 3 & & ORG & \$COCO \\
\hline COCO & & 4 & TORB & EQU & * \\
\hline COCO & & 5 & TORA & EQU & \(*+!1\) \\
\hline COCO & & 6 & DDRB & EQU & \(*+!2\) \\
\hline COCO & & 7 & DDRA & EQU & * + ! 3 \\
\hline COCO & & 8 & ; & & \\
\hline COCO & & 9 & KEY & EQU & \$FD35 \\
\hline COCO & & 10 & ; & & \\
\hline 0800 & & 11 & & ORG & \$800 \\
\hline 0800 & A8 & 12 & OUT & TAY & \\
\hline 0801 & A9FF & 13 & & LDA & \# \$FF \\
\hline 0803 & 8DC3C0 & 14 & & STA & DDRA \\
\hline 0806 & 8DC2C0 & 15 & & STA & DDRB \\
\hline 0809 & 8ECIC0 & 16 & & STX & TORA \\
\hline 080C & A903 & 17 & & LDA & \#\$03 \\
\hline 080E & 8DCOC0 & 18 & & STA & TORB \\
\hline 0811 & A900 & 19 & & LDA & \# \$00 \\
\hline 0813 & 8DCOC0 & 20 & & STA & TORB \\
\hline 0816 & 98 & 21 & & TYA & \\
\hline 0817 & 8DClC0 & 22 & & STA & TORA \\
\hline 081A & A902 & 23 & & LDA & \# \$02 \\
\hline 081C & 8DC0C0 & 24 & & STA & TORB \\
\hline 081F & A900 & 25 & & LDA & \# \$00 \\
\hline 0821 & 8DCOC0 & 26 & & STA & TORB \\
\hline 0824 & 60 & 27 & & RTS & \\
\hline 0825 & & 28 & ; & & \\
\hline 0825 & & 29 & ; & & \\
\hline 0825 & A200 & 30 & LOAD & LDX & \# \$00 \\
\hline 0827 & BD5B08 & 31 & M & LDA & TAB, X \\
\hline 082A & 200008 & 32 & & JSR & OUT \\
\hline 082D & E8 & 33 & & INX & \\
\hline 082E & E010 & 34 & & CPX & \#16 \\
\hline 0830 & D0F5 & 35 & & BNE & M \\
\hline 0832 & 60 & 36 & & RTS & \\
\hline 0833 & & 37 & ; & & \\
\hline 0833 & 38 & 38 & WAIT & SEC & \\
\hline 0834 & 48 & 39 & W2 & PHA & \\
\hline 0835 & E901 & 40 & W3 & SBC & \# \$01 \\
\hline 0837 & D0FC & 41 & & BNE & W3 \\
\hline 0839 & 68 & 42 & & PLA & \\
\hline 083A & E901 & 43 & & SBC & \# \$01 \\
\hline 083C & D0F6 & 44 & & BNE & W2 \\
\hline 083E & 60 & 45 & & RTS & \\
\hline
\end{tabular}
```

;〈A> --> YREG
;PORTA AND B ARE QUTPUTS
;OUTPUT ADDRESS
;BDIR UND BCl =1
;BDIR UND BCl =0
;<Y> --> AKKU
; BDIR=1 BCl=0
; BDIR=0 BCl=0

```

\section*{Continued Listing}
083 F

083 F
083 F 2035 FD
0842 290F

0844 AA
0845 CA
0846 BD6B08
0849 8D5B08
084 C AA
084D CA
084E 8E5D08
0851 4A
0852 8D5F08
0855202508
0858 4C3F08
085 B
085 B
085B 000000
085E 000000
08610038
0863101010 0866 000A00
08690000
086B EFD5BE 086E B39F8E 0871 7F75
```

46 ;
47 ;
48 PIANO JSR KEY
49 AND \#\$0F
50 TAX
51 DEX
52 LDA FTAB,X
53 STA TAB
54 TAX
5 5 ~ D E X
56 STX TAB+2
57 LSR
58 STA TAB+4
59 JSR LOAD
60 JMP PIANO
61 ;
62 ;
6 3 TAB HEX 000000000000 ; FILLED BY PROGRAM
64 HEX 0038 ;SOUND ON ALL CHANNELS
65 HEX l01010 ;VOLUME SET TO MAXIMUM
66 HEX OOOA00 ;ENVELOPE DECAY 0.8 S
67 HEX 0000
68 FTAB HEX EFD5BEB39F8E7F75 ;FREQUENCY TABLE
69 FIN END

```
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline A & A8 A9 & FF & 8D & C3 & C0 & 8D & C2 \\
\hline 0808- С & C0 8E & Cl & C0 & A9 & 03 & 8D & 0 \\
\hline 0810- C & C0 A9 & 00 & 8D & C0 & C0 & 98 & 8D \\
\hline 0818- C & Cl C0 & A9 & 02 & 8D & C0 & C0 & A9 \\
\hline 0820-0 & 00 8D & C0 & C0 & 60 & A2 & 00 & BD \\
\hline 0828-5 & 5B 08 & 20 & 00 & 08 & E8 & E0 & 10 \\
\hline 0830- D & D0 F5 & 60 & 38 & 48 & E9 & 01 & 0 \\
\hline 0838- F & FC 68 & E9 & 01 & D0 & F6 & 60 & 20 \\
\hline 0840-3 & 35 FD & 29 & 0F & AA & CA & BD & 6B \\
\hline 0848-0 & 08 8D & 5B & 08 & AA & CA & 8 E & 5D \\
\hline 0850-0 & 08 4A & 8D & 5F & 08 & 20 & 25 & 08 \\
\hline 0858-4 & 4 C 3 F & 08 & 00 & 00 & 00 & 00 & 00 \\
\hline 0860-0 & 0000 & 38 & 10 & 10 & 10 & 00 & 0A \\
\hline 0868- 0 & 0000 & 00 & EF & D5 & E & B3 & 9 F \\
\hline 870-8 & 8 E 7 F & 75 & & & & & \\
\hline
\end{tabular}

Figure 2.15 BASIC Sound Demo
```

100 POKE 687,169: POKE 688,3
110 POKE 689,141: POKE 690,192: POKE 691,192
120 POKE 692,169: POKE 693,0
130 POKE 694,141: POKE 695,192: POKE 696,192
140 POKE 697,96
150 POKE - 16190,255: POKE - 16189,255
200 DIM D(14)
210 HOME : HTAB (3): VTAB (5)
220 PRINT "SOUND DEMO"
230 FOR X = 1 TO 3000: NEXT
240 READ G\$
250 HTAB (3): PRINT G\$
260 GOSUB 500
270 FOR X = 1 TO 5000: NEXT
280 IF G\$ = "SUEF" THEN FOR X = 1 TO 10000: NEXT
$290 \mathrm{Y}=\mathrm{Y}+\mathrm{I}:$ IF $Y$ < 5 THEN 320
$300 \mathrm{~A}=7: \mathrm{D}(\mathrm{A})=255:$ GOSUB 1000
$310 \mathrm{Y}=0$ : RESTORE : GOTO 210
$320 \mathrm{~A}=7: \mathrm{D}(\mathrm{A})=255:$ GOSUB 1000
330 GOTO 240
500 FOR A $=0$ TO 13
510 READ D(A)
520 GOSUB 1000
530 NEXT A
540 RETURN
1000 POKE - 16192,0: POKE - 16191,A
1010 POKE 688,3: CALL 687
1020 POKE - 16192,0: POKE - 16191,D(A)
1030 POKE 688,2: CALL 687
1040 RETURN
2000 DATA "PIANO", $200,0,201,0,100,0,0,248,16,16,16,0,20,8$
2010 DATA "EXPLOSION",0,0,0,0,0,0,31,7,16,16,16,0,20,0
2020 DATA "GUNSHOT" ,0,0,0,0,0,0,15,7,16,16,16,0,16,0
2030 DATA "LOCOMOTIVE", $0,0,0,0,0,0,15,199,16,16,16,180,2,12$
2040 DATA "SURF",0,0,0,0,0,0,31,199,16,16,16,16,255,60,14

```

\section*{Sound-DEMO for the AY-3-8912}

This program shows you how to program the register in the GI sound chip in BASIC. The contents of the registers R0-R13 are placed in data statements. The special feature of this program is that it contains a machine-language routine which supplies the pulse for bringing the information over to the sound chip. During program development, we found that a pulse which was generated with a POKE command in BASIC was too slow and caused unpredictable functions in the AY-3-8912 chip.

\section*{Program Description:}

Lines 100-150 : Pokeing the machine-language
Line 200 : Setting the data direction registers
Lines 210-330 : Waiting loops and reading of the data
Lines 1000-1040 : Filling the registers with the data D(A) using the machine-language routine
Lines 2000-2040 : Data for the different sounds

\section*{Assembling a Sound Generator Board}

To construct your sound generator board, you first have to assemble the 6522 VIA board previously described in this book. Then you use the prototyping area on the left-hand side of the board to assemble the sound circuitry. Place the AY-3-8912 sound chip so that the input lines DA0 - DA7 match with the outputs PA0 - PA7 of the 6522 VIA (See schematic). Next you cut the lines which connect the sound chip to the pins PB0-PB3 (four lines). Pin 20 of the sound chip has to be connected to pin 10 of the 6522 ; pin 19 to +5 V ; pin 18 to pin 1 of the 6522 ; pin 17 to +5 V ; pin 16 to pin 34 of the 6522 ; pin 15 to pin 25 of the 6522 ; pin 6 to ground and pin 3 to +5 V .



Pins 1,4 and 5 are the common output of the AY-3-8912. You can hook them to the next convenient foil on the PC board. From this foil, connect a 1 K resistor to ground. Then connect a \(10,000 \mathrm{Ohm}\) resistor with a 100 microfarad capacitor to the output which goes to your audio amplifier. At the 6522 VIA chip, connect pin 2 with pin 20 . On the component side of the PC board you need jumpers (see schematic) and a wire through the board to bring the +5 V supply voltage over from the soldering side.


\section*{An 8-Bit \(\mathrm{D} / \mathrm{A}\) and \(\mathrm{A} / \mathrm{D}\) Convertor}

This chapter outlines an application using a digital to analog and analog to digital convertor. Our first project will be an 8-bit digital to analog convertor using the Ferranti Digital to Analog convertor kit (ZN428E). If you want to use your Apple II personal computer for data acquisition, sensing conditions and controlling systems in the home or industrial environment, you will often have to convert a certain number-value into a voltage level (a digital/analog conversion). For instance, if you want to convert a certain voltage level with your program, you have to generate a digital number first, then convert this digital number into a voltage level. The value of the digital number has to be made such that after converting it, the appropriate voltage level is achieved. The opposite of this function is the analog to digital convertor, which converts a voltage level into a digital number. Those conversions can be performed with the digital-analog convertor (ZN428E). The conversion itself is accomplished by software in the computer.

The picture below shows you the complete schematic of the 8 -bit digital to analog and analog to digital convertor. In this project the 6522 VIA board is just the interface between the convertor and the computer. The data input lines of the ZN428E chip are connected with Port A of the 6522. Port line A0 is connected with the least significant bit of the data line of the D to A convertor, and port data line A7 is connected with the most significant bit or line of the digital to analog convertor. The 2 N 428 E is enabled using pin PB0 of the 6522 VIA board. When \(\mathrm{PB} 0=0\) all inputs of the digital/analog convertor can accept data from the computer through Port A of the 6522. If pin PB 0 goes high (which means \(\mathrm{PB} 0=1\) ) all inputs are locked immediately and must remain at that state until PB 0 becomes 0 . The value which was applied last is then stored in the convertor. The output voltage range is set by an operational amplifier (one quarter of a TLO74). The internal reference voltage (VRF) equaling 2.5 volts is used on the ZN428. Figure 3.2 is the block diagram, which shows how to set the output voltage range.


Figure 3.1 8-bit \(D / A\) and \(A / D\) Convertor Schematic

The schematic in Figure 3.1 shows a circuit that will deliver an output voltage which is variable between 0 and +5 or 0 and -5 . It cannot be an alternating voltage, and will always be either positive or negative. The formula for calculating this unipolar output voltage (VFS) is:
VFS \(=(1+\mathrm{R} 1 / \mathrm{R} 2)^{*}\) VRF
The range of this voltage, calculated by the above formula, is between 0 V and the maximum value, (VFS). Resulting resistance, created by resistors R1 and R2 in parallel, should approximately equal the internal resistance of the converting network. This resistance should be approximately 4000 ohms. For an output voltage range between 0 and +5 volts and a reference voltage of \(\mathrm{VRF}=2.5\) volts, \(\mathrm{R} 1=\mathrm{R} 2\) \(=8000\) ohms.

In our schematic R2 \(=8200\) ohms and R1 is equal to the combination of the 4700 ohm resistor and the 5000 ohm potentiometer in this series. With this configuration the maximum value of the output voltage is a +5 volts. To achieve this you can use the following program:

The ZN 428 E is manufactured by Ferranti in the U.K.
RI


Figure 3.2 D/A Block Diagram

Figure 3.3 Convertor Adjustment
\begin{tabular}{|c|c|c|}
\hline 10 & REM & \\
\hline 20 & REM & * CONVERTER ADJUST * \\
\hline 30 & REM & **************************** \\
\hline 100 & REM & PROGRAMMING THE PORTS \\
\hline 110 & REM & PORTA SET TO OUTPUT \\
\hline 120 & PORE & - 16189,255 \\
\hline 130 & REM & PORTB SET TO OUTPUT \\
\hline 140 & POKE & - 16190,01 \\
\hline 200 & REM & OUTPUT OF NUMBERS \\
\hline 210 & INPUT & T \({ }^{\text {i }}\) NUMBER \(={ }^{\text {¹ }}\); Z \\
\hline 220 & POKE & - 16191, Z \\
\hline 230 & PRIN' &  \\
\hline 240 & IF W & \$ < > "N" THEN 210 \\
\hline 250 & END & \\
\hline
\end{tabular}

The addresses of Port A and Port B of the 6522 VIA are C0C1 and C0C0 when the board is plugged into slot 4 of the Apple. The equivalent decimal addresses are -16192 for Port A and - 16191 for Port B. The addresses of the data direction registers DDRB and DDRA are C0C2 (decimal is -16190 ) and C0C3 (decimal is
-16189) respectively. After starting our little program (Figure 3.3) the computer asks us to put in a number. If we type in 255 , we set the convertor to its maximum output voltage. Next we use the 5000 ohm potentiometer to adjust the voltage down to +5 volts minus 20 millivolts, which equals 4.98 volts. To make this precise voltage adjustment we recommend using a digital voltmeter. Because +5 volts equals 256 , we can only come up to \(\mathbf{F F}\), which equals 255 . Therefore we have to deduct the 20 millivolts from the maximum value. These 20 millivolts correspond exactly to one LSB (least significant bit). If you answer the question 'number' from the program above with an input of zero, the output voltage must be zero. If you want to fool around a little bit, try a few other values like 128 or 64 and so on, and watch the output at pin 8 of the TLO74 operational amplifier. With an input of 128 , the output voltage should be 2.5 volts.

Now we are going to show you the following three programs in 6502 machine-code to demonstrate how your digital/analog convertor works in the Apple II computer:

1. A sawtooth generator

Figure 3.7 Program SA WTOOTH
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0800 & & 1 & & \multicolumn{2}{|l|}{DCM "PR\#1"} \\
\hline 0800 & & 2 & \multicolumn{3}{|l|}{;} \\
\hline 0800 & & 3 & \multicolumn{3}{|l|}{;} \\
\hline 0800 & & 4 & \multicolumn{3}{|l|}{;*****************************} \\
\hline 0800 & & 5 & ; * & & * \\
\hline 0800 & & 6 & ;* & SAWTOOT & TH \\
\hline 0800 & & 7 & ;* & & * \\
\hline 0800 & & 8 & ;*** & ******* & ******************* \\
\hline 0800 & & 9 & ; & & \\
\hline 0800 & & 10 & ; & & \\
\hline 0800 & & 11 & DDRA & EQU \$ & \$C0C3 \\
\hline 0800 & & 12 & DDRB & EQU & \$C0C2 \\
\hline 0800 & & 13 & TORA & EQU \$ & \$C0Cl \\
\hline 0800 & & 14 & TORB & EQU \$ & \$COCO \\
\hline 0800 & & 15 & ; & & \\
\hline 0800 & A9FF & 16 & & LDA \# & \#\$FF \\
\hline 0802 & 8DC3C0 & 17 & & STA D & DDRA \\
\hline 0805 & A901 & 18 & & LDA \# & \#\$01 \\
\hline 0807 & 8DC2C0 & 19 & & STA D & DDRB \\
\hline 080A & A200 & 20 & & LDX \# & \#\$00 \\
\hline 080C & 8EClC0 & 21 & M & STX T & TORA \\
\hline 080F & E8 & 22 & & INX & \\
\hline 0810 & 18 & 23 & & CLC & \\
\hline 0811 & 90F9 & 24 & & BCC M & \\
\hline 0813 & & 25 & ; & & \\
\hline & & 6 & & END & \\
\hline
\end{tabular}


\section*{2. A triangle generator}

Figure 3.8 Program TRIANGLE


3. A binary noise generator

Figure 3.9 Program BINARY NOISE
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{0800} & 1 & \multicolumn{3}{|r|}{DCM "PR\#1"} \\
\hline 0800 & & 2 & ; & & \\
\hline 0800 & & 3 & ; & & \\
\hline 0800 & & 4 & ;**** & ****** & ******************* \\
\hline 0800 & & 5 & ;* & & \\
\hline 0800 & & 6 & ;* B & BINARY & NOISE \\
\hline 0800 & & 7 & ;* & & * \\
\hline 0800 & & 8 & ;**** & ******* & ******************* \\
\hline 0800 & & 9 & ; & & \\
\hline 0800 & & 10 & ; & & \\
\hline 0800 & & 11 & DDRA & EQU & \$C0C3 \\
\hline 0800 & & 12 & DDRB & EQU & \$C0C2 \\
\hline 0800 & & 13 & TORA & EQU & \$C0C1 \\
\hline 0800 & & 14 & TORB & EQU & \$C0C0 \\
\hline 0800 & & 15 & ; & & \\
\hline 0800 & & 16 & ZAHL & EPZ & \$10 \\
\hline 0800 & A9FF & 17 & & LDA & \#\$FF \\
\hline 0802 & 8DC3C0 & 18 & & STA & DDRA \\
\hline 0805 & A901 & 19 & & LDA & \#\$01 \\
\hline 0807 & 8DC2C0 & 20 & & STA & DDRB \\
\hline 080A & 201308 & 21 & M & JSR & RANDO \\
\hline 080D & 8DClC0 & 22 & & STA & TORA \\
\hline 0810 & 18 & 23 & & CLC & \\
\hline 0811 & 90F7 & 24 & & BCC & M \\
\hline 0813 & & 25 & ; & & \\
\hline 0813 & 38 & 26 & RANDO & 0 SEC & \\
\hline 0814 & 8511 & 27 & & STA & ZAHL+1 \\
\hline 0816 & 6514 & 28 & & ADC & ZAHL+4 \\
\hline 0818 & 6515 & 29 & & ADC & 2AHL+5 \\
\hline 081A & 8510 & 30 & & STA & ZAHL \\
\hline 081 C & A204 & 31 & & LDX & \# \$04 \\
\hline 081 E & B510 & 32 & Zİ & LDA & ZAHL, X \\
\hline 0820 & 9511 & 33 & & STA & ZAHL+1, X \\
\hline 0822 & CA & 34 & & DEX & \\
\hline 0823 & 10F9 & 35 & & BPL & Z1 \\
\hline 0825 & 60 & 36 & & RTS & \\
\hline 0826 & & 37 & ; & & \\
\hline & & 38 & & END & \\
\hline
\end{tabular}

The following is a description of the listings of the above three programs:
The sawtooth (Figure 3.7) is generated by incrementing the X register and storing the contents of that register in Port A of the 6522. The program starts by setting Port A and PB 0 of Port B as outputs. This is done by loading the accumulator with FF and storing this to DDRA, and loading the accumulator with a one and sending it to DDRB.

The triangle generator program (Figure 3.8) starts the same way as the previous program, setting the Ports A and B to the same values. Then a zero is stored in Port A. The triangle is generated by incrementing the contents of Port A until it is zero. Then the port will be decremented until it again reaches zero. This loop is repeated indefinitely.

The binary noise program (Figure 3.9) uses a subroutine called RANDO to generate a random number between 0 and 255 . The program uses the memory locations defined by the labels ZAHL to ZAHL +5 to shift and add certain numbers. These numbers are transferred to the 6522 and then to Port A , which is connected to the digital to analog convertor.

You can easily generate other wave-form shapes when you set up your own tables. You can store the exact sequence of each value as numbers in a table in your Apple II computer. If you then pull these values out of the table, perhaps using a time delay, you can even generate very complex functions on your computer.

Until now we have only discussed the ZN428E digital to analog covertor in a digital to analog application. This powerful chip also allows you to construct an analog to digital convertor using special software within the Apple II. Digital computers operate with fixed voltages and can only recognize the binary digits, one and zero (low, high). Most of the signals around us are analog. If you think of such things as the temperature, pressure, light, sound intensity, and every signal which comes out of a transducer, these signals are voltages or currents in analog form. To feed that analog information into a computer, you have to convert the voltage level into digital information.


Figure 3.10 Block Diagram of the \(A / D\) Convertor

There are several ways to convert an unknown voltage to a digital number. First there are integrating ADC's. These convertors use an analog integrator and a comparator. When the switch (S) in Fig. 3.11 is closed by a pulse, the integrator starts a ramp function.


Figure 3.11 Schematic of the Integrator/Comparator
This voltage is compared with the unknown voltage, designated by U uK. When the ramp function voltage is equal to this voltage, the comparator switches from zero to one. The time between the start pulse and the switching of the comparator is measured with a digital counter.


Figure 3.12 Digital Conversion with a RAMP Function

This basic circuit is used in several ways, such as a single slope, dual slope, or triple slope convertor. Another way to convert a voltage to a number uses a digital ramp function.


Figure 3.13 RAMP Function Waveform
This ramp function is compared with the unknown voltage.
When they are equal, counting stops and the number of steps is equal to the unknown voltage. This is a very slow conversion. A third method is the successive approximation method, which we use in our application. Details are discussed later.

Today there are very cheap analog to digital convertors on the market. With a few resistors and a 555 timer circuit, you can even build one for less than five dollars. These convertors are not very precise and are used mostly for joysticks, paddles, and low quality temperature measurement and control applications. If somebody talks about analog to digital convertors, you always hear words like resolution, accuracy, linearity, settling time and clock rate. We will discuss the more important specifications here to give you a feeling of what an analog to digital convertor can do and what it cannot do.

\section*{Resolution}

Resolution describes the amount of input voltage change that is required to increment the output of an A to D covertor between one code change and the next code change. A convertor with N switches can resolve one part in two to the Nth parts.

The input signal is simulated approximately by a series of digital steps. Resolution may be expressed in full scale or in binary bits. For example: an ADC with 12 -bit resolution could resolve one part in two to the twelfth, which means one part out of 4096 (or \(1 / 4096\) ) equals \(0.0245 \%\) of the full scale. A convertor with ten volts full scale could resolve a 2.45 millivolt input change. If you now compare this with an 8 -bit ADC, you will only have one part out of 256 ( \(1 / 256\) ), which equals \(0.3906^{\prime \prime}\). On a ten-volt full scale this gives you a resolution of 39 millivolts. Resolution is a design parameter rather than a performance specification. It says nothing about accuracy or linearity.

\section*{Accuracy}

Accuracy describes the difference between the actual input voltage and the full scale weighted equivalent of the binary output code. Included are quantizing errors and all other errors. A twelve-bit ADC is stated to be plus or minus one LSB accurate. This is equivalent to \(0.0245^{\circ}\), or twice the minimum possible quantizing error of \(0.0122 \%\).

\section*{Quantizing Error}

Quantizing error is the maximum deviation from a straight linear transfer function on a perfect ADC, as you will note in Figure 3.14


Figure 3.14 Quantized Input Signal
The ADC quantizes the analog input into a finite number of output codes.

\section*{Conversion/Clock Rates}

Conversion rate is the speed at which the ADC can make repetitive data conversions. It is affected by propagation delay in counting events, ladder switches and comparators. The conversion rate is specified as the number of conversions per second or as the number of microseconds to complete one conversion (including the effects of settling time). The clock rate is the minimum or maximum pulse rate at which ADC counters may be driven.

\section*{The 8-Bit D/A and A/D Convertor, Part Two}

For the analog to digital conversion we use a digital to analog convertor. Therefore, it must be supplemented by software in the computer itself. This program uses a technique called successive approximation. The unknown input voltage of the ZN428E is compared with one-half of the full range voltage. This voltage, in our case, is a positive 5 volts. If the input voltage is now higher than one-half of the full range, the computer starts another comparison with three quarters of the full range of the output voltage. If the input voltage is lower, a comparison with one quarter of the full range voltage will be performed. At the next comparison, the remaining interval is divided again by two and in this way the unknown voltage is approximated.

After eight comparisons, the conversion is finished. The input voltage is now recognized with a precision of \(\pm 20\) millivolts.


Figure 3.15 A/D Conversion by Successive Approximation

In Fig. 3.15 you can see the sequence of an analog to digital conversion utilizing a digital/analog convertor and a comparator. In the upper half is the output of the digital/analog convertor; in the lower-half the output of the comparator is shown. The conversion starts at time tcs. The state of the comparator prior to this time is undetermined. The input voltage is compared with 2.5 Volts and with a low level output from the comparator before the input voltage is accepted. First the input voltage is compared with 2.5 V plus \(1.25 \mathrm{~V}(=3.75 \mathrm{~V})\). The comparator responds with a one, to show that this voltage is higher than the input voltage; so this voltage is not accepted. The second comparison is made with 2.5 V plus \(0.625 \mathrm{~V}(=3.125 \mathrm{~V})\). This voltage won't be accepted either, and the output of the comparator will be one. The next comparison voltage is then 2.5 V plus 0.3125 V ( \(=2.8125\) Volts). The comparator accepts this voltage, responding with a zero at the output. In the computer, the acceptance of a voltage level is marked with a one. Up to this point, the four highest bits of the digital number are 1001. The conversion continues: accepting
the next voltage level, refusing the next one, and accepting the two next ones. The whole digital number finally becomes \(10011011=\mathbf{9 B}\). This corresponds to a voltage of 3.099 Volts. Because of the quantization error, the level of the input voltage lies somewhere between \(3.099 \pm 20\) millivolts. The conversion is completed at tcc.

If you want to measure a ten-volt input voltage, you have to use a voltage divider circuit, and your error will be doubled, ( \(\pm 40\) millivolts). The output signal of comparator C2 (see Figure 3.1) will be a positive to negative 12 volts. To connect that output to the PB7 input of the 6522 chip we have to convert that level into a TTL compatible level. The program you need to perform the analog to digital conversion will be found below.

Figure 3.16 Successive Approximation Program
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 0800 & & 1 & \multicolumn{4}{|c|}{DCM "PR\#1"} \\
\hline 0800 & & 2 & \multicolumn{4}{|l|}{,} \\
\hline 0800 & & 3 & \multicolumn{4}{|l|}{;***************************} \\
\hline 0800 & & 4 & \multicolumn{4}{|l|}{;*} \\
\hline 0800 & & 5 & \multicolumn{4}{|l|}{;* ANALOG-DIGITAL-CONVER-} \\
\hline 0800 & & 6 & \multicolumn{4}{|l|}{;* SION BY SUCCESSIVE} \\
\hline 0800 & & 7 & \multicolumn{4}{|l|}{;* APPROXIMATION WITH A} \\
\hline 0800 & & 8 & \multicolumn{4}{|l|}{;* 8-BIT DA-CONVERTER} \\
\hline 0800 & & 9 & \multicolumn{4}{|l|}{;* *} \\
\hline 0800 & & 10 & \multicolumn{4}{|l|}{;***************************} \\
\hline 0800 & & 11 & \multicolumn{4}{|l|}{\%} \\
\hline 0800 & & 12 & DDRA & \multicolumn{3}{|l|}{EQU \$C0C3} \\
\hline 0800 & & 13 & DDRB & EQU & \$C0C2 & \\
\hline 0800 & & 14 & \multirow[t]{2}{*}{TORA} & EQU & \$C0Cl & \\
\hline 0800 & & 15 & & EQU & \$C0C0 & \\
\hline 0800 & & 16 & TORB VALUE & EQU & \$C4FF & \\
\hline 0800 & & 17 & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Z } \\
& \text { PRTBYT }
\end{aligned}
\]} & EPZ & \$10 & \\
\hline 0800 & & 18 & & EQU & \$FDDA & \\
\hline 0800 & & 19 & \multicolumn{4}{|l|}{;} \\
\hline 0800 & 2000C4 & 20 & \multicolumn{4}{|c|}{JSR INIT} \\
\hline 0803 & 200BC4 & 21 & \multicolumn{4}{|c|}{JSR CONVER} \\
\hline 0806 & ADFFC4 & 22 & \multicolumn{4}{|c|}{LDA VALUE} \\
\hline 0809 & 20DAFD & 23 & \multicolumn{4}{|c|}{JSR PRTBYT} \\
\hline 080C & 00 & 24 & \multicolumn{4}{|c|}{BRK} \\
\hline C400 & & 25 & \multicolumn{4}{|c|}{ORG \$C400} \\
\hline C400 & & 26 & \multicolumn{4}{|l|}{;} \\
\hline C400 & & 27 & \multicolumn{4}{|l|}{; SET THE 6522 PORTS} \\
\hline C400 & & 28 & \multicolumn{4}{|l|}{;} \\
\hline C400 & A901 & 29 & \multirow[t]{2}{*}{INIT} & \multicolumn{3}{|l|}{LDA \#\$01} \\
\hline C402 & 8DC2C0 & 30 & & \multicolumn{3}{|l|}{STA DDRB} \\
\hline C405 & A9FF & 31 & \multicolumn{4}{|c|}{LDA \#\$FF} \\
\hline C407 & 8DC3C0 & 32 & \multicolumn{4}{|c|}{STA DDRA} \\
\hline C40A & 60 & 33 & \multicolumn{4}{|c|}{RTS} \\
\hline C40B & & 34 & \multicolumn{4}{|l|}{;} \\
\hline C40B & & 35 & \multicolumn{4}{|l|}{; CONVERT} \\
\hline C40B & & 36 & \multicolumn{4}{|l|}{;} \\
\hline C40B & A980 & 37 & \multicolumn{4}{|l|}{CONVER LDA \#\$80} \\
\hline C40D & 8510 & 38 & \multicolumn{4}{|c|}{STA Z} \\
\hline
\end{tabular}

Listing Continued .
\begin{tabular}{llll} 
Continued Listing \\
C40F A97F & & & \\
C411 8DClC0 & 39 & & LDA \#\$7F \\
C414 EA & W0 & STA TORA \\
C415 EA & 42 & & NOP \\
C416 & & 43 & NOP \\
C416 ONLY NECESSARY BECAUSE \\
C416 EA & 44 & FOF SLOW COMPARATOR \\
C417 EA & 45 & & NOP \\
C418 ACC0C0 & 46 & & NOP \\
C41B 1002 & 48 & & LDY TORB \\
C41D 0510 & 49 & & BPL W1 \\
C41F 4610 & 50 & Wl & LSR Z \\
C421 B004 & 51 & & BCS FIN \\
C423 4510 & 52 & & EOR Z \\
C425 90EA & 53 & & BCC WO \\
C427 8DFFC4 & 54 & FIN & STA VALUE \\
C42A 60 & 55 & & RTS \\
C42B & 56 & &
\end{tabular}

In lines 29 to 33 the data direction registers are set. The conversion program starts with line 37 . We initialize memory location Z by setting bit 7 to logical 1 . The first comparison takes place with \(\mathbf{7 F}\). If the input voltage is higher, no BPL will be taken in line 48 . Then the OR instruction in line 52 will set the bit- 7 of the accumulator to logical 1. After Z is shifted right one bit, it is equal to \(\mathbf{4 0}\). By an EOR instruction, bit 6 in the accumulator will be cleared. The contents, which are now BF, are stored in Port A. Before you can read out the contents of Port B via the LDY instruction, the convertor must be allowed to settle. The ZN428E is very fast, so after 800 microseconds the new analog input can be read. But, on the other hand, the comparator built with the TL074 is slow. To solve that problem, you must insert four NOP instructions in the program. The conversion is finished when LSR Z brings the marked bit into the carry bit.

Figure 3.17 Plotting Program
```

10 REM **************************
12 REM * PLOTTING A CURVE *
14 REM * ON THE APPLESCREEN
18 REM *************************
$50 \mathrm{D} \$=\mathrm{CHR} \$(04)$
60 PRINT D\$;"BLOAD ADWC400.B"
100 INIT $=-15360: \mathrm{WA}=-15349$
$110 \mathrm{VA}=-15105$
120 CALL INIT
200 HGR : COLOR= 15
$210 \mathrm{X}=0$
220 CALL WA
$230 \mathrm{~W}=$ PEEK (VA)
$240 \mathrm{P}=160-\mathrm{W} / 2$
250 HPLOT X,P
$260 \mathrm{X}=\mathrm{X}+1$
270 IF $\mathrm{X}<280$ THEN 220
280 END

```

The BASIC program in Figure 3.17 brings the converted voltage values onto the Apple screen. Since there are 255 different voltages, but only 160 pixels available for us to use in a vertical direction on the screen, we will divide each voltage value by two before displaying it. This means that we will be using only 127 pixel range to display all voltage values. The zero point of the graph is located 160 pixels down from the top of the screen. After each measurement, the X value will be incremented by one. If you want to reduce the measuring rate, you can insert a delay loop before line 270 .
Figure 3.18 ADW C400.B Program
\begin{tabular}{|c|c|c|c|c|c|}
\hline C400- & A9 & 01 & & LDA & \#\$01 \\
\hline C402- & 8D & C2 & C0 & STA & \$C0C2 \\
\hline C405- & A9 & FF & & LDA & \#\$FF \\
\hline C407- & 8D & C3 & C0 & STA & \$C0C3 \\
\hline C40A- & 60 & & & RTS & \\
\hline C40B- & A9 & 80 & & LDA & \#\$80 \\
\hline C40D- & 85 & 10 & & STA & \$10 \\
\hline C40F- & A9 & 7 F & & LDA & \# \({ }^{\text {7 }}\) F \\
\hline C411- & 8D & Cl & C0 & STA & \$COCl \\
\hline C414- & 20 & 2A & C4 & JSR & \$C42A \\
\hline C417- & AC & C0 & C0 & LDY & \$C0C0 \\
\hline C41A- & 10 & 02 & & BPL & \$C41E \\
\hline C41C- & 05 & 10 & & ORA & \$10 \\
\hline C4lE- & 46 & 10 & & LSR & \$10 \\
\hline C420- & B0 & 0.4 & & BCS & \$C426 \\
\hline C422- & 45 & 10 & & EOR & \$10 \\
\hline C424- & 90 & EB & & BCC & \$C411 \\
\hline C426- & 8D & FF & C4 & STA & \$C4FF \\
\hline C429- & 60 & & & RTS & \\
\hline C42A- & A2 & 10 & & LDX & \#\$10 \\
\hline C42C- & CA & & & DEX & \\
\hline C42D- & D0 & FD & & BNE & \$C42C \\
\hline C42F- & 60 & & & RTS & \\
\hline
\end{tabular}

C400.C42F
```

C400- A9 01 8D C C0 A9 FF 8D
C408- C3 C0 60 A9 80 85 10 A9
C410-7F 8D Cl C0 20 2A C4 AC
C418- CO C0 10 02 05 10 46 10
C420- B0 04 45 10 90 EB 8D FF
C428- C4 60 A2 10 CA D0 FD 60

```

The conversion program ADWC400.B (see Figure 3.18) is put into a little on-board RAM on the 6522 I/O board. It is safe and protected against any collision with the BASIC program there. If you have plugged the 6522 VIA card into slot 4 of your Apple, the starting address of the program in the RAM area is C400. The subroutine INIT sets the data directional registers. WA is the conversion program. The converted value will be stored in the memory location \(\mathbf{C 4 F F}\), which equals decimal -15105 (see listing in Figure 3.17). From this location the value will be transferred to the BASIC program. Between the instructions STA \$C0C1 and LDY \(\$ \mathbf{C 0 C 0}\) in program ADW C400-B, a time delay is inserted to give the comparator time to settle. If you use a faster comparator, like an LM393, for the
voltage comparison, you can eliminate this subroutine. Then after execution of the instruction STA \$C0C1, you can get the result of the comparison immediately. If you use the circuit shown in Figure 3.19, then you must change the jump instruction in memory location C41A into a BMI \(\$ \mathbf{C 4 1 E}\) instruction. The conversion time is then approximately 220 microseconds.


Figure 3.19 Block Diagram of the LM393
For very precise analog to digital conversion, changes in the input voltage should not exceed half the amount of the least significant bit during the conversion time. In our case, this means that there must be no change of more than 10 millivolts during the conversion time. From this we can calculate the fastest allowed voltage change as 45.5 volts per second. With a signal amplitude of 2.5 volts, we only obtain an upper frequency limit of 3 cycles per second. We can only measure rather slow events.

\section*{Using Two D/A Convertors}

In many applications it is very useful to have two digital to analog convertors available at your computer. These applications may include plotting the results of a calculation on an \(\mathrm{X} / \mathrm{Y}\) plotter or an X/Y storage oscilloscope. Instead of looking at columns of numbers, you simply look at a picture and see what happens. Or, you may generate very complex wave forms for the control of several motors and robotics. This is illustrated in the following application in which the DC motor is driven by two amplifiers, A1 and A2. The input voltage of these amplifiers is provided by the digital/analog convertors, DAC1 and DAC2 (See Figure 3.20).

Then, for example, you can generate the following function of speed versus time.
This system could be easily expanded to a digital control system. With an analog/digital convertor you can measure the intensity of light, temperature, pressure and so on. A computer calculates the necessary reaction of the system and


Figure 3.20 DC Motor Control


Figure 3.21 Speed/Time Function
then responds as described by the circuit above. For this application we use two ZN425E digital analog convertors which are mounted on the prototype area of our 6522 I/O board.

The data lines of U2 in Figure 3.22 are connected to Port A, and the data lines of U 4 are connected to Port B of the 6522. The two operational amplifiers, U3 and

U5, measure the difference between the output voltage (Vout) and the reference voltage (Vref) from the ZN425E. The output voltage swing at pin 6 ranges from a +2.75 volts to -2.75 volts. The +2.75 volts is equal to an input of \(\mathbf{F F}\). From the keyboard the -2.75 volts is equal to \(\mathbf{0 0}\). An output voltage of 0 volts is achieved by 80 (or 128 decimal). In this demonstration we will consider three programs: one in BASIC and two in machine language. In the BASIC program (Figure 3.23) we will calculate a circle and use the two DAC's for plotting the values on the screen of an oscilloscope.


Figure 3.22 Connecting DAC ZN 425E's to the 6522
In lines 10 and 20 we set the data direction registers, the value of TA to the address of Port A, and the value of TB to the address of Port B. In the succeding lines we calculate the values of a circle, whose center is at \(\mathrm{X}=128\) and \(\mathrm{Y}=128\). This is the zero volt point for both the X and the Y coordinates. In lines 130 and 135 the calculated values for X and Y are POKEd into Ports A and B . The output voltage of Port B is connected to the X input of the oscilloscope, and the output voltage of Port A is connected to the Y input. When you look at the screen, you will see the beam wandering slowly around with a slight flickering in the two axes. This is due to the time delay between the two POKE instructions. You will notice that BASIC is not very fast. However, if you use an X/Y plotter instead of an oscilloscope, this would be the correct speed for plotting the values. Several changes can be made in the program
by changing line 110 to FOR T = 0 TO 360: STEP 2. This would cause you to get much closer steps and a rounder circle. If you change line 120 to read \(\mathrm{X}=\) SIN ( \(2^{*} \mathrm{~T}^{*} \mathrm{~F}\) ), you can create a Lissajous (or 'figure-eight') figure with a frequency ratio of 2 to 1.
Figure 3.23 Program CIRCLE
```

1 REM ***********************
2 REM * PLOTTING A CIRCLE *
10 POKE - 16190,255: POKE - 16189,255
$20 \mathrm{TA}=-16191: \mathrm{TB}=-16192$
$100 \mathrm{PI}=3.14159$
$105 \mathrm{~F}=2$ * $\mathrm{PI} / 360$
110 FOR T $=0$ TO 360 STEP 5
$120 \mathrm{X}=\operatorname{SIN}(\mathrm{T} * \mathrm{~F})$
$122 \mathrm{X}=\mathrm{X}$ * $127+128$
$125 \mathrm{Y}=\operatorname{Cos}(\mathrm{T} * \mathrm{~F})$
$127 \mathrm{Y}=\mathrm{Y}$ * $127+128$
130 POKE TB,X
135 POKE TA,Y
140 NEXT : GOTO 100

```

Now let's take a look at the two machine-language programs. These programs run much faster. With the first one, we will plot a square on the screen of the oscilloscope.
Figure 3.24 Plotting a Square


Listing Continued . . .

Continued Listing
\begin{tabular}{|c|c|c|c|c|c|}
\hline 081D & E0FF & 31 & & CPX & \# \$FF \\
\hline 081F & D0F8 & 32 & & BNE & Sl \\
\hline 0821 & C8 & 33 & S2 & INY & \\
\hline 0822 & 8CCOC0 & 34 & & STY & TORB \\
\hline 0825 & C0FF & 35 & & CPY & \# \$FF \\
\hline 0827 & D0F8 & 36 & & BNE & S2 \\
\hline 0829 & CA & 37 & S3 & DEX & \\
\hline 082A & 8EClC0 & 38 & & STX & TORA \\
\hline 082D & D0FA & 39 & & BNE & S3 \\
\hline 082F & 88 & 40 & S4 & DEY & \\
\hline 0830 & 8 CCOCO & 41 & & STY & TORB \\
\hline 0833 & D0FA & 42 & & BNE & S4 \\
\hline 0835 & F0D8 & 43 & & BEQ & SQUARE \\
\hline 0837 & & 44 & ; & & \\
\hline & & 45 & & END & \\
\hline
\end{tabular}

The program in Figure 3.24 above starts by initializing the data direction registers and the subroutine in the program. Then it begins to draw a square starting in the lower left hand corner of the screen. By incrementing the X register and storing that value to Port A, one side of the square will be drawn. After reaching \(\mathbf{F F}\) the Y register begins to increment, and storing that value to Port B will cause the right side of the square to be plotted. The remaining sides of the square are drawn by decrementing first the X register and then the Y register, while storing those values in the appropriate Ports A and B. When you look at the screen you will see that the machine-language instructions are a lot faster than BASIC. You won't see the beam wandering around; you will see a very distinct fully-drawn square.

Figure 3.25 Program RANDOM WALK
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{0800} & 1 & \multicolumn{3}{|r|}{DCM "PR\#1"} \\
\hline 0800 & & 2 & \multicolumn{3}{|l|}{; .} \\
\hline 0800 & & 3 & \multicolumn{3}{|l|}{;} \\
\hline 0800 & & 4 & \multicolumn{3}{|l|}{;****************************} \\
\hline 0800 & & 5 & \multicolumn{3}{|l|}{; *} \\
\hline 0800 & & 6 & ;* R & \multicolumn{2}{|l|}{RANDOM WALK} \\
\hline 0800 & & 7 & \multicolumn{3}{|l|}{;*} \\
\hline 0800 & & 8 & \multicolumn{3}{|l|}{;*****************************} \\
\hline 0800 & & 9 & \multicolumn{3}{|r|}{侕} \\
\hline 0800 & & 10 & ; & & \\
\hline 0800 & & 11 & DDRA & EQU & \$C0C3 \\
\hline 0800 & & 12 & DDRB & EQU & \$C0C2 \\
\hline 0800 & & 13 & TORA & EQU & \$C0Cl \\
\hline 0800 & & 14 & TORB & EQU & \$C0C0 \\
\hline 0800 & & 15 & ; & & \\
\hline 0800 & & 16 & ZAHL & EPZ & \$10 \\
\hline 0800 & & 17 & \% & & \\
\hline 0800 & A9FF & 18 & & LDA & \# \$FF \\
\hline 0802 & 8DC3C0 & 19 & & STA & DDRA \\
\hline 0805 & 8DC2C0 & 20 & & STA & DDRB \\
\hline 0808 & 201708 & 21 & M & JSR & RANDO \\
\hline 080B & 8DClC0 & 22 & & STA & TORA \\
\hline 080 E & 201708 & 23 & & JSR & RANDO \\
\hline
\end{tabular}

Continued Listing
\begin{tabular}{lllll}
0811 & \(8 D C O C O\) & 24 & & STA TORB \\
0814 & 18 & 25 & & CLC \\
0815 & \(90 F 1\) & 26 & & BCC M \\
0817 & & 27 & \(i\) & \\
0817 & 38 & 28 & RANDO & SEC \\
0818 & 8511 & 29 & & STA ZAHL+1 \\
\(081 A\) & 6514 & 30 & & ADC ZAHL+4 \\
081 C & 6515 & 31 & & ADC ZAHL+5 \\
\(081 E\) & 8510 & 32 & & STA ZAHL \\
0820 & A204 & 33 & & LDX \#\$04 \\
0822 & B510 & 34 & Z1 & LDA ZAHL, X \\
0824 & 9511 & 35 & & STA ZAHL+1, X \\
0826 & CA & 36 & & DEX \\
0827 & \(10 F 9\) & 37 & & BPL ZI \\
0829 & 60 & 38 & & RTS
\end{tabular}

In the third program, 'RANDOM WALK' (Figure 3.25) we use the previously described subroutine RANDO for generating random numbers. These numbers are stored, one after the other, to Port A and Port B. When you look at the screen, you will see many points arranged in a square, moving right, as in Brownian molecular movement. The examples we have just discussed are only a few of the things that are possible when you have two digital to analog convertors connected to a computer.

\section*{A/D Conversion with the ADC1210}

The following description is an industrial application that was actually done with a 12-bit analog to digital convertor. It was used for measuring a slowly varying voltage, once per second, with great accuracy. As we mentioned earlier, using a 12 -bit ADC gives us much better resolution and accuracy than an 8-bit convertor.

The complete schematic is shown in Figure 3.26 below. The outputs of the ADC1210 are tied to the ports of the 6522 . The least significant bits are connected to Port A, and the remaining 4 most significant bits to PB0 through PB3 of Port B. On PB4 the start convert pulse ( \(\overline{\mathrm{SC}}\) ) is generated, while PB5 reads the conversion complete signal ( \(\overline{\mathrm{CC}})\). The analog/digital conversion inside the 1210 is done in the same manner as we have done it with the eight-bit ADC and software. The ADC1210 also converts the analog signal to a digital number by successive approximation, but in this case it is being done by the hardware. It uses an external clock, whose frequency must fall between 60 and 70 kilohertz. Therefore we divide the one megahertz machine clock by four stages of the frequency divider circuit 4024. The input frequency for the 1210 is then 67.5 kilohertz. The output level of pins 1 through 12 of the 1210 is \(\mathrm{V}+\) for a logical zero and zero for a logical 1 . At the input pins of the 6522 the voltage levels must not exceed the TTL voltage levels. Therefore the supply voltage, \(\mathrm{V}+\), which is internally equal to the reference voltage is set to +5.12 volts. This value is derived when the +12 volts power supply of the Apple is a voltage regulator, such as UA78G, or any other adjustable voltage regulator. The exact voltage is adjusted by the 5000 ohm potentiometer (P1). With


Figure 3.26 Schematic of the ADC 1210
the configuration shown, we have a unipolar input voltage swing from zero to +5.10 volts at pin 19 of the ADC. In most cases the sensors will not directly supply this input voltage. For amplifying low voltages you can use an on-board quad op-amp 4136 configured as an instrumentational amplifier.


Figure 3.27 Instrumentation Amplifier Schematic
If you make R4 equal to R5, and R6 equal to R7, R8, and R9, the gain factor is: \(V=1+2 * R 4 / R 3\). The recommended values of \(R 4\) and \(R 6\) are 100,000 ohms. As we have a differential input, the voltage V 1 is: \(\mathrm{V} 1=\left(1+2^{*} \mathrm{R} 4 / \mathrm{R} 3\right)^{*}(\mathrm{VE} 2-\mathrm{VE} 1)\). If you choose 100,000 ohms for R4 and 2000 ohms for R3, you will have a voltage gain of V equals 100 . The first stage of the amplifier is also a differential amplifier. With R 10 \(=\) R11 \(=\) R12 and R13 equal to 100,000 ohms, the voltage gain is one. The potentiometer (P2) is used to adjust the output voltage level (VA) to the input range of the ADC.

Finally, we will lo at pins PB6 and PB7 of the VIA 6522, which are tied together. On PB7 we will create a square-wave signal with a period of 0.1 second from timer one. Timer two acts as a counter. It is set to 10 by the program and decremented every tenth of a second. When it reaches zero it is time to take a new measurement.

Now we will take a look at the program. This is divided into a BASIC program part (Figure 3.28) and a machine-language part (Figure 3.29).

Figure 3.28 BASIC ADC Input Program
\begin{tabular}{|c|c|c|}
\hline 10 & REM & ************************* \\
\hline 12 & REM & * ANALOG INPUT WITH THE \\
\hline 14 & REM & * ADC 1210 \\
\hline 16 & REM & * RAGE 0-5.12 VOLTS \\
\hline 18 & REM & * 1 MEASUREMENT/SECOND \\
\hline 20 & REM & * STARTING WITH BUTTON \\
\hline 30 & REM & ************************ \\
\hline 100 & MSB & - 15105:LSB = - 15106 \\
\hline
\end{tabular}

Listing Continued

\section*{Continued Listing}
```

105 FIN = - 15107

```
106 DIM MW (500)
\(107 \mathrm{I}=0\)
110 INIT \(=-15360:\) START \(=-15248:\) MEASURE \(=-15223:\) OFF \(=-15200\)
112 CALL INIT
115 PRINT "START MEASUREMENT BY KEYPRESS"
120 CALL START: GOSUB 1000:
130 CALL MEASURE: GOSUB 1000
140 IF I > 3 THEN CALL OFF: GOSUB 1500
145 PRINT A
150 GOTO 130
160 END
\(1000 \mathrm{~A}=\) PEEK (MSB) * 256 + PEEK (LSB):
\(1010 \mathrm{~A}=\mathrm{A} * 1.2942 \mathrm{E}-03\)
\(1020 \mathrm{MW}(\mathrm{I})=\mathrm{A}: I=I+1\)
1030 RETURN
1500 IF PEEK (FIN) > 127 THEN RETURN
1505 HGR : HCOLOR= 3
1506 HPLOT 1,159 TO 250,159
\(1507 \mathrm{Y}=25\)
1510 FOR K \(=0\) TO I - 1
1520 HPLOT K,159 - Y * MW (K)
1530 PRINT K;" ";A
1540 NEXT K
1550 END

Figure 3.29 Machine-language Version
]CALL-151
*C400LLLLL
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline C400- & A9 & 20 & & LDA & \#\$20 & INIT \\
\hline C402- & 8D & C2 & C0 & STA & \$C0C2 & \\
\hline C405- & 8D & C0 & C0 & STA & \$C0C0 & \\
\hline C408- & A9 & E0 & & LDA & \#\$E0 & \\
\hline C40A- & 8D & CB & C0 & STA & \$C0CB & \\
\hline C40D- & A9 & 0A & & LDA & \#\$0A & \\
\hline C40F- & 8D & C8 & C0 & STA & \$C0C8 & \\
\hline C412- & A9 & 00 & & LDA & \# \$00 & \\
\hline C414- & 8D & C9 & C0 & STA & \$C0C9 & \\
\hline C417- & 60 & & & RTS & & \\
\hline C418- & EA & & & NOP & & \\
\hline C419- & EA & & & NOP & & \\
\hline C41A- & AD & C0 & C0 & LDA & \$C0CO & \\
\hline C4ld- & 29 & 10 & & AND & \#\$10 & \\
\hline C41F- & D0 & F9 & & BNE & \$C41A & \\
\hline C421- & AD & C0 & C0 & LDA & \$COC0 & \\
\hline C424- & 29 & 0 F & & AND & \# \$0F & \\
\hline C426- & 49 & 0F & & EOR & \# \({ }^{\text {OF }}\) & \\
\hline C428- & 8D & FF & C4 & STA & \$C4FF & \\
\hline C42B- & AD & Cl & C0 & LDA & \$COCl & \\
\hline C42E- & 49 & FF & & EOR & \# \$FF & \\
\hline C430- & 8D & FE & C4 & STA & \$C4FE & \\
\hline C433- & 60 & & & RTS & & \\
\hline C434- & 20 & 00 & C4 & JSR & \$C400 & \\
\hline C437- & 20 & 70 & C4 & JSR & \$C470 & \\
\hline
\end{tabular}

Continued Listing
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline C43A- & AD & FF & C4 & LDA & \$C4FF & \\
\hline C43D- & 20 & DA & FD & JSR & \$FDDA & \\
\hline C440- & AD & FE & C4 & LDA & \$C4FE & \\
\hline C443- & 20 & DA & FD & JSR & \$FDDA & \\
\hline C446- & 20 & 62 & FC & JSR & \$FC62 & Not Used \\
\hline C449- & 20 & 89 & C4 & JSR & \$C489 & \\
\hline C44C- & 18 & & & CLC & & \\
\hline C44D- & 90 & EB & & BCC & \$C43A & \\
\hline C44F- & 20 & 62 & FC & JSR & \$FC62 & \\
\hline C452- & CA & & & DEX & & \\
\hline C453- & D0 & EB & & BNE & \$C440 & \\
\hline C455- & 4 C & 59 & FF & JMP & \$FF59 & \\
\hline C458- & F7 & & & ??? & & \\
\hline C459- & F7 & & & ??? & & \\
\hline C45A- & F7 & & & ??? & & \\
\hline C45B- & FF & & & ??? & & \\
\hline C45C- & 7D & FB & FA & ADC & \$FAFB, X & \\
\hline C45F- & FF & & & ??? & & \\
\hline C460- & A9 & 00 & & LDA & \#\$00 & \\
\hline C462- & 8D & C0 & C0 & STA & \$C0CO & \\
\hline C465- & A0 & 05 & & LDY & \#\$05 & \\
\hline C467- & 88 & & & DEY & & \\
\hline C468- & D0 & FD & & BNE & \$C467 & \\
\hline C46A- & A9 & 20 & & LDA & \#\$20 & \\
\hline C46C- & 8D & C0 & C0 & STA & \$C0C0 & \\
\hline C46F- & 60 & & & RTS & & \\
\hline C470- & AD & 62 & C0 & LDA & \$C062 & INIT \\
\hline C473- & 30 & FB & & BMI & SC470 & \\
\hline C475- & A9 & 4 E & & LDA & \#\$4E & \\
\hline C477- & 8D & C4 & C0 & STA & \$C0C4 & \\
\hline C47A- & A9 & C7 & & LDA & \#\$C7 & \\
\hline C47C- & 8D & C5 & C0 & STA & \$C0C5 & \\
\hline C47F- & 20 & 60 & C4 & JSR & \$C460 & \\
\hline C482- & 20 & 1A & C4 & JSR & \$C41A & \\
\hline C485- & 60 & & & RTS & & \\
\hline C486- & EA & & & NOP & & \\
\hline C487- & EA & & & NOP & & \\
\hline C488- & EA & & & NOP & & \\
\hline C489- & AD & C8 & C 0 & LDA & \$C0C8 & MEASURE \\
\hline C48C- & D0 & FB & & BNE & \$C489 & \\
\hline C48E- & A9 & 0A & & LDA & \# \$0A & \\
\hline C490- & 8D & C8 & C0 & STA & \$C0C8 & \\
\hline C493- & A9 & 00 & & LDA & \# \$00 & \\
\hline C495- & 8D & C9 & C0 & STA & \$C0C9 & \\
\hline C498- & 20 & 60 & C4 & JSR & \$C460 & \\
\hline C49B- & 20 & 1A & C4 & JSR & \$C41A & \\
\hline C49E- & 60 & & & RTS & & \\
\hline C49F- & EA & & & NOP & & \\
\hline C4A0- & AD & 62 & C 0 & LDA & \$C062 & OFF \\
\hline C4A3- & 8D & FD & C4 & STA & \$C4FD & \\
\hline C4A6- & 60 & & & RTS & & \\
\hline C4A7- & 00 & & & BRK & & \\
\hline C4A8- & 8D & CB & CO & STA & \$COCB & \\
\hline C 4 AB- & 60 & & & RTS & & \\
\hline
\end{tabular}

(Bottom)

Printed Circuit Board


Continued Listing
\begin{tabular}{lll} 
C4AC- & FF & ??? \\
C4AD- & BF & \\
C4AE- & FB & \\
C4AF- & BF & ??? \\
C4B0- & DD A4 FF & ??? \\
& CMP
\end{tabular}
] CALL-151
*C400.C433
\begin{tabular}{lllllllll} 
C400- A9 & 20 & \(8 D\) & C2 & C0 & \(8 D\) & C0 & C0 \\
C408- A9 & E0 & \(8 D\) & CB & C0 & A9 & \(0 A\) & \(8 D\) \\
C410- & C8 & C0 & A9 & 00 & \(8 D\) & C9 & C0 & 60 \\
C418- EA & EA & AD & C0 & C0 & 29 & 10 & D0 \\
C420- F9 & AD & C0 & C0 & 29 & \(0 F\) & 49 & 0 F \\
C428- 8D & FF & C4 & AD & C1 & C0 & 49 & FF \\
C430- & \(8 D\) & FE & C4 & 60 & & & & \\
\(*\)
\end{tabular}

C460.C4A6
\begin{tabular}{lllllllll} 
C460- A9 & 00 & \(8 D\) & C0 & C0 & A0 & 05 & 88 \\
C468- D0 & FD & A9 & 20 & \(8 D\) & C0 & C0 & 60 \\
C470- AD & 62 & C0 & 30 & FB & A9 & 4 E & \(8 D\) \\
C478- C4 & C0 & A9 & C7 & \(8 D\) & C5 & C0 & 20 \\
C480- 60 & C4 & 20 & \(1 A\) & C4 & 60 & EA & EA \\
C488- EA & AD & C8 & C0 & D0 & FB & A9 & \(0 A\) \\
C490- & 8D & C8 & C0 & A9 & 00 & \(8 D\) & C9 & C0 \\
C498- 20 & 60 & C4 & 20 & \(1 A\) & C4 & 60 & EA \\
C4A0- AD & 62 & C0 & \(8 D\) & FD & C4 & 60 & \\
\(*\)
\end{tabular}

The data of the ADC 1210 is transferred to the BASIC program via the memory locations C4FF (MSB) and C4FE (LSB). Another memory location, C4FD is used as a flag to stop the measurement.

To start a measurement, we use the push button P 0 on the game I/O connecter of the Apple. By pressing this button the timers are set and the first measurement is taken. The value is stored in array MW(I). This array will contain all measurements. As they are taken they will be stored in the next higher sub-array. To figure the exact voltage that you have just measured, it is necessary to multiply it by a scale factor which is: \(\mathrm{A}=\operatorname{Vref} / 4096(=0.00125\) volts with a reference voltage of 5.12 volts).

The storing and calculating in the BASIC program takes about 4 tenths to 6 tenths of a second. The rest of the time the program waits in the subroutine MEASURE for the rest of the second to elapse.

For this application, the I/O board was redesigned and made into a printed circuit instead of using the prototyping area.

The following Figures 3.30 and 3.31 show the layout of the board and of the parts:


Figure 3.30 Layout of the 1210 Board


Figure 3.31 Parts
\begin{tabular}{lll} 
R1 & 200 k & \\
R2 & 1 k & \\
R3-R13 & (See Text) & \\
R14, R15 & 4.7 k & \\
C1 & 100 pF Ceramic & \\
C2 & \(10 \mu \mathrm{~F} / 35 \mathrm{~V}\) & \\
C3 & \(0.1 \mu \mathrm{~F}\) & \\
C4 & \(10 \mu \mathrm{~F} / 35 \mathrm{~V}\) Tantal & \\
P1, P2 & 5 k Trimmer & \\
IC1 & ADC 1210 & N.S. \\
IC2 & RC 4136 & T.I. \\
IC3 & UA 78G & Fairchild \\
IC4 & 4024 & \\
IC5 & 6522 & \\
IC6, IC7 & 2114 & Motorola \\
IC8 & 4050 & \\
S & 2 Pole Dual In-line Switch
\end{tabular}


\section*{An Eprom Burner For The Apple Computer.}

Why do you need an Eprom burner? The first major advantage, if you are into hardware at all, is that there comes a time when you realize how nice it would be to be able to put routines that are used most often in a nice safe spot (which the Eprom would allow you to do). If you decide to get into hardware development or special applications and control systems, you will be able to use your Apple computer with the 6522 and the Eprom burner circuitry to actually create your own microprocessor boards for specific applications. In this chapter we will deal with how to construct an Eprom burner circuit and tie it into your Apple computer system, allowing you to experiment with hardware development and system control applications. To build the Eprom burner we will use a card very similar to the 6522 I/O board described earlier. For this project, you won't need the additional RAM's that were on the original board. Because of the complexity of the circuits in this new project, we aren't going to start off by trying to modify the old board, but we will start anew with the overall schematic of the whole board, showing you how to construct the new circuits and add the extra components that will be necessary on the prototype side of the board. In this project, the prototype area of the board will be converted into an actual printed circuit board in order to make it permanent and reliable. This project, like all of the projects described so far, can be used in any open slot of the Apple computer. However, this chapter was written with the idea in mind that it would be placed in slot 4 . If you wish to use the software and the board in another slot, you will have to modify the addresses in the program to point to the addresses of the other slots.

For this project you will also need a 25 -volt supply voltage for the full burning of the Eprom, and this can be accomplished by tying together three 9 -volt batteries in series or building your own DC power supply. If you are going to use three 9 volt batteries in series, you will get 27 volts, but since the Eprom burner requires 25 \(\pm 0.5\) volts, it will be necessary to put three or four diodes in series. It would be advisable to check with a meter to insure that you do have the actual voltage you need. On the far left hand side of the board, in the prototype area, there are already
spaces for 5 diodes, so it would be easy to simply put diodes there and hook them up until the voltage is proper for what you need.


Figure 4.1 An Eprom Burner

The application described in this chapter will only work using the 2716 Eprom that has a single 5 volt power supply. The programming of the Eproms is performed utilizing the 6522 versatile interface adapter and a 74LS175 quad flip-flop. In order for data to be transferred to the Eprom that you wish to burn in, it is necessary to first make that data available to the CPU, which will then transfer it over the data lines to the 6522. With the software being used it is assumed that the 6522 VIA board (I/O board) will be in slot 4 . The 6522 will store that information until the appropriate time and then transfer it to the Eprom through Port A. In order to address the Eprom so that it knows information is coming, you must use the 7 least significant bits of Port B plus the 4 outputs of the 74LS175 quad flip-flop. This allows you to address the 2 K where the Eprom believes it is residing at the moment. We will explain more about Bit 8 of Port B a little later. For now, just think of bit 8 as a pulse that will be made to go high for the required length of time to burn the information in.

As we can only use 7 lines of Port B for addressing the Eprom, the remaining 4 address lines are provided by a 74 LS 175 quad latch. The 8 lower bits of the address are first stored in Port B and in memory location LACL (see Fig. 4.5, subroutine EOUT). The higher address bits are stored in memory location LACH. Next, LACL is rotated left one time. The Bit 8 of that location is shifted into the carry bit. With a rotate left of LACH, the carry bit becomes the lowest address bit in this location. The following instruction creates a strobe pulse which stores the 4 remaining bits in the quad latch.

Now that we have the address stored in the 7 least significant bits of Port B and the four outputs of the flip-flops in the 74LS175, we need to get the data that we want to store in the address that we programmed. At this time the data we wish to transfer will be transferred to Port A of the 6522 by a store instruction. From this point on, the actual address is available at the Eprom pins (input pins), and the data is now also available to the Eprom from Port A. Transfer of the information concerning the address we want to burn in and the data we want burned in the memory location within the Eprom is accomplished by a pulse of specific duration (very close to 50 milliseconds). This is passed to the chip through the most significant bit of Port B to pin 18 of the Eprom socket. During the entire Eprom burning-in process, the voltage applied to pin 21 must be held at a constant 25 volts to insure a stable burn-in.

To make the appropriate voltages available when needed, there are two switches on the far left-hand side of the prototype area. The reason for the two switches is safety. The bottom switch provides the 25 -volt burn-in voltage, while the top switch is a safeguard to insure that you cannot remove the 5 -volt operating voltage from the chip while the 25 volts is applied. When both switches are down, nothing happens. When the top switch is in the up position, it applies the 5 -volt operating voltage to the chip in order to allow you to read or write. When the bottom switch is down, this is the read position, enabling you to read from the Eprom. When the bottom switch is up, provided the top switch is also up, you will obtain the 25 volts necessary to burn in the information you wish to the Eprom. The top switch is a double-pole double-throw. The bottom one is a single-pole double-throw switch.

In the schematic, the pin labeled CE is the chip-enable pin. In order to read from the Eprom, the CE pin must be low, and the pin labeled OE must also be low. The chip must be supplied with the 5 -volt operating voltage at the same time that CE and OE are low in order to read. The programming voltage comes in through pin 21 by having both S1 and S2 in the up position.

One thing to note is that it is possible to verify what you are burning in. In order to verify, the CE and OE pins must be low, and the 25 volts used for burning in must be applied to the chip. You must not run a verifying cycle for very long, or you may damage the chip. However, if you use the software supplied, everything will be taken care of. It is only when you experiment with the software that these things become important.

\section*{Using the Eprom Burner}

Once the board has been fully assembled according to the instructions given at the end of this chapter, it would be a good idea to inspect the board for solder bridges, little balls of solder, and bad places. Also examine it generally to be sure the chips are in the right orientation according to the diagram and that the jumpers are in place. Then you can put the Eprom burner into slot 4 of the Apple computer. The next step is to insure that both switches are in the down (or off) position. At this point you can place the Eprom into the Eprom socket without regard to whether the Apple is on or off as the switches (if they are both in the down position) isolate the Eprom socket from the rest of the computer, and it will not crash or reset. Unless you are sincerely interested in the operation of a burned-out Eprom, it is a very good idea to make sure that both switches are down and you have inserted the Eprom with pin 1 lined up with the 1 on the circuit board (the nose will point at the 6522 chip). If S2 (the bottom switch) is down and S1 (the top switch) is up, you can read the contents of the Eprom into the computer's RAM. The next step, performed by the software, is to read the Eprom into memory, or, in the case of a new Eprom, to see if it's fully erased. The software will do this for you automatically and signal you as to whether the chip is fully erased or the read was succesful.

\section*{Using the Software}

First you have to enter the monitor by a CALL - 151 from BASIC. Then you start this program from the Apple monitor by 800G. You will get a prompt at the top of the screen indicating what you should do. By typing the first character of any of the three words that appear at the top of the screen you will initiate that function. If you type an ' \(R\) ' at this point, the entire contents of the Eprom will be read into memory locations \(4000-47 \mathrm{FF}\). If you only want to read in one section on the Eprom, you must start the program by 803 G . If you do this, first change the contents of several memory locations in memory so that the program will be able to find the parameters for reading or burning that section of the Eprom.

The following table shows the addresses to place the starting location you wish to read from, the ending location you wish to read from, the starting address you wish the information to be written to, and the ending address it will be written to.
\begin{tabular}{|c|c|c|}
\hline 10 & SAEPL & Starting Address EPROM Low \\
\hline 11 & SAEPH & Starting Address EPROM High \\
\hline 12 & EAEPL & Ending Addreee EPROM Low \\
\hline 13 & EAEPH & Ending Address EPROM High \\
\hline 14 & SAPL & Starting Address Program Low \\
\hline 15 & SAPH & Starting Address Program High \\
\hline 16 & EAPL & Ending Address Program Low \\
\hline 17 & EAPH & Ending Address Progran High \\
\hline \multicolumn{2}{|l|}{\multirow[t]{4}{*}{Default Value}} & \(10=00 \quad 14=00\) \\
\hline & & \(11=00 \quad 15=40\) \\
\hline & & \(12=F F \quad 16=F F\) \\
\hline & & \(13=7 \mathrm{~F} \quad 17=47\) \\
\hline
\end{tabular}

Figure 4.2 Table of the Addresses

One of the nice features of this table is that you can select any free memory locations anywhere in RAM to read the information into or to store the information to be burned into the Eprom. The physical addresses for the Eprom are always in the range of \(\mathbf{0 0 0 0}\) to \(\mathbf{0 7 F F}\). Because these addresses are stored in the 6522 and the 74LS175 as described above, they don't correspond with the appropriate addresses in the computer. Because of the way they are stored they are not always the same addresses you would get if you did a PEEK to memory locations 0000 through 07 FF . You need to run the program that will enable the 6522 board in order to read the actual Eprom information at those addresses.

For example, if you want to read the physical memory locations \(\mathbf{0 5}\) to \(\mathbf{1 5}\) of the Eprom, you must set the starting address as follows: SAEPL \(=\mathbf{0 5}\) and SAEPH \(=\) 00 . The ending address is: EAEPL \(=\mathbf{1 5}\), \(\mathrm{EAEPH}=\mathbf{0 0}\).

Now you have to decide where the data from these memory locations should be placed. If you want them in 2005 to 2015 , you have to set SAPL \(=05\) and SAEPH \(=\mathbf{2 0}\). It is not necessary to set the ending addresses (EAPL and EAPH) because the program stops reading in memory location 0015. Once all of the memory locations have been initialized with the values you want, start the program by going to address 803 .

\section*{Testing an Eprom.}

In order to be sure that you are going to get a clean burn in a new Eprom, it's a good idea to test it before use to insure that it really is empty or erased. All contents of every memory location within the Eprom must be FF in order to be burned. The software provided with this application will test the entire Eprom and assure that every byte within the Eprom is actually \(\mathbf{F F}\). If it finds one that is not, it will signal you with an error message: EPROM NOT ERASED. If you wish to test just one section of the Eprom, you can use the same procedure as just described by setting the starting and ending addresses and using 803 G . If the program finds the Eprom completely erased and usable, it will give you the message: EPROM ERASED.

\section*{Programming the Eprom.}

If you hit a B for burning the Eprom, the programming procedure will start. Before hitting B to start the actual burning-in process, you must be sure that both switches are in the up position. Since it requires 50 milliseconds to program each addessable byte within the Eprom, the entire burn-in procedure will take approximately 100 seconds. After each byte is burned into the Eprom, the software will do an automatic VERIFY of that byte to assure that it is there. If it finds while verifying that the byte in memory does not match the byte that was just read from the Eprom, it will generate an error message: EPROM NOT PROGRAMMED. If all goes well and every byte can be verified the message EPROM PROGRAMMED will appear at the end of the burning process. As described above, a program start of 800 G will burn in the entire 2 K of the Eprom.

We can set the addresses to burn only a part of the Eprom in the same way we set the addresses for reading part of the Eprom. It is possible to burn only one single address of the Eprom. For example, if we want the program at addresses \(40 G \mathbb{F}\) to 4137 in the Eprom starting address 187 , we have to set the addresses as follows: \(\mathrm{SAPL}=\mathrm{GF}, \mathrm{SAPH}=40, \mathrm{EAPL}=37, \mathrm{EAPH}=41, \mathrm{SAEPL}=87\), and \(\operatorname{SAEPH}=\mathbf{0 1}\). It is not necessary to set the ending addresses (EAEPL and EAEPH), because the program will stop burning at address 4137.

The following is a short summary of the steps required to perform the functions:
1. Insert the board into slot 4 , insuring that the computer has been turned off.
2. Turn the computer on.
3. Read in the program that is going to be doing the work.
4. Insure that both switches on the board are in the down position.
5. Insert the Eprom in the Eprom circuit on the board, insuring that the nose points to the 6522 chip, and pin 1 of the Eprom is on top of pin 1 printed on the circuit board.
6. Read into memory the program you want to burn into the Eprom.
7. Flip the top switch ( S 1 ) into the up position.
8. Either go to memory location 800 to program the entire Eprom, or store the appropriate numbers in the memory locations and use 803 G for programming a part of the Eprom.
9. Be sure to test the Eprom to make sure it is completely erased and ready to burn-in.
10. Flip S2 (the bottom switch) to the up position.
11. Start the burning-in by either 800 G or 803 G .
12. Upon completion of the burn-in, turn S 1 and S 2 down and remove the Eprom.

\section*{Assembling the Eprom Burner Board.}

The first step is to assemble the right hand side of the board in the same manner as we have for the previous projects, such as the \(6522 \mathrm{I} / \mathrm{O}\) board, but in this project it won't be necessary to mount the additional RAM as was done on the other boards. The next step is to mount all required sockets and solder them in. Install the textool zero insertion-force socket, with the handle pointing at the 6522 chip.

Now you must provide a 25 -volt power supply or use three 9 -volt batteries in series. In the latter case, it will be necessary to install at least three diodes on the left hand side of the printed circuit board.


Figure 4.3 Parts Layout

Install the two switches, S1 and S2, making sure that you get the double-pole double-throw at the top and the single-pole double-throw at the bottom. The bottom set of contacts on S 1 will be wired to the first three holes in triangular array closest to the left-hand side of the board. The top three leads of S 1 will be put in the second three holes. If the leads don't reach, you can attach short jumpers to make the connections. Then connect your 25 -volt power supply (or the three batteries in series) to the two holes marked on the schematic with + and - near switch 1 at the top of the printed circuit board. Attach the jumpers on both sides of the board. Be sure they are in the right position; then check them again. There are two jumpers to be installed on the front (or top) side of the board: J1 and J2.

Now turn the board over, and on the back (or bottom side) of the board install J3, 4,5 and 6 . Pay particular attention to getting these in the right place. Now you need to mount two capacitors, Cl and \(\mathrm{C} 2 . \mathrm{Cl}\) goes between the two IC's, 74LS175 and 74LS04. C2 goes in the right-hand bottom corner of the 6522 VIA board. Now you can plug in all of the IC'S into their respective sockets, making sure that the nose goes in the same direction as shown on the schematic and that pin 1 printed on the circuit board lines up with pin 1 on the IC's as you plug them in.

Figure 4.4 Parts List for the Eprom Burner
\begin{tabular}{|c|c|}
\hline Qty & Description \\
\hline 1 & Capacitor tantal \(10 \mu \mathrm{~F} / 35 \mathrm{~V}\) \\
\hline 1 & Capacitor 100 nF \\
\hline 1 & DPDT-Switch \\
\hline 1 & SPDT-Switch \\
\hline 1 & Diode 2N 4148 \\
\hline 1 & 14 pin socket DIL \\
\hline I & 16 pin socket DIL \\
\hline 1 & 18 pin socket DIL \\
\hline 1 & 40 pin socket DIL \\
\hline 1 & 24 pin socket TEXTOOL \\
\hline 1 & 6522 (Rockwell) \\
\hline 1 & 4050 (Motorola) \\
\hline 1 & 74LS 154 \\
\hline 1 & 74LS04 \\
\hline 1 & PC-Board EPROM-BURNER \\
\hline 3 & Diodes 2N 4148 see text \\
\hline
\end{tabular}

(Bottom)



Photo of the Eprom Burner Board
In the following Figure (4.5) the program for burning the Eprom and the hex codes of this program are shown.

Figure 4.5 Eprom Program
\begin{tabular}{|c|c|c|c|c|}
\hline 0800 & 1 & & DCM & "PR\#1" \\
\hline C0C0 & 2 & & ORG & \$C0C0 \\
\hline C0C0 & 3 & TORB & EQU & * \\
\hline COCO & 4 & TORA & EQU & * + ! 1 \\
\hline COCO & 5 & DDRB & EQU & *+! 2 \\
\hline COCO & 6 & DDRA & EQU & *+! 3 \\
\hline C0C0 & 7 & TlCL & EQU & *+! 4 \\
\hline COCO & 8 & TlCH & EQU & *+! 5 \\
\hline C0C0 & 9 & ACR & EQU & *+!11 \\
\hline C0C0 & 10 & PCR & EQU & *+! 12 \\
\hline COCO & 11 & IFR & EQU & *+!13 \\
\hline COCO & 12 & ; & & \\
\hline COC0 & 13 & ; & & \\
\hline COC0 & 14 & STR & EQU & \$C800 \\
\hline COCO & 15 & COUT & EQU & \$FDED \\
\hline COC0 & 16 & RDCHAR & EQU & \$FD35 \\
\hline C0C0 & 17 & HOME & EQU & \$FC58 \\
\hline COC0 & 18 & MONITO & EQU & \$FF59 \\
\hline COCO & 19 & ; & & \\
\hline COCO & 20 & SAEPL & EPZ & \$10 \\
\hline COCO & 21 & SAEPH & EPZ & SAEPL+! 1 \\
\hline C0C0 & 22 & EAEPL & EPZ & SAEPL+! 2 \\
\hline COCO & 23 & EAEPH & EPZ & SAEPL+!3 \\
\hline C0C0 & 24 & SAPL & EPZ & SAEPL+! 4 \\
\hline COCO & 25 & SAPH & EPZ & SAEPL+! 5 \\
\hline COCO & 26 & EAPL & EPZ & SAEPL+! 6 \\
\hline COCO & 27 & EAPH & EPZ & SAEPL+! 7 \\
\hline
\end{tabular}


Listing Continued . .
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Continued Listing} \\
\hline 08E8 & 261A & 109 & & ROL LACL & \\
\hline 08EA & 261B & 110 & & ROL LACH & \\
\hline 08EC & A51B & 111 & & LDA LACH & \\
\hline 08EE & 8D00C8 & 112 & & STA STR & \\
\hline 08F1 & 18 & 113 & & CLC & \\
\hline 08F2 & 60 & 114 & & RTS & \\
\hline 08 F 3 & & 115 & ; & & \\
\hline 08F3 & & 116 & ; & & \\
\hline 08F3 & E618 & 117 & NEXT & INC LAL & \\
\hline 08F5 & D002 & 118 & & BNE N1 & \\
\hline 08F7 & E619 & 119 & & INC LAH & \\
\hline 08F9 & E610 & 120 & N1 & INC SAEPL & \\
\hline 08FB & D002 & 121 & & BNE N2 & \\
\hline 08FD & E611 & 122 & & INC SAEPH & \\
\hline 08FF & A511 & 123 & N2 & LDA SAEPH & \\
\hline 0901 & C513 & 124 & & CMP EAEPH & \\
\hline 0903 & 900C & 125 & & BCC N3 & \\
\hline 0905 & F002 & 126 & & BEQ N4 & \\
\hline 0907 & B00B & 127 & & BCS N5 & \\
\hline 0909 & A510 & 128 & N4 & LDA SAEPL & \\
\hline 090B & C512 & 129 & & CMP EAEPL & \\
\hline 090D & F002 & 130 & & BEQ N3 & \\
\hline 090F & B003 & 131 & & BCS N5 & \\
\hline 0911 & 20DD08 & 132 & N3 & JSR EOUT & \\
\hline 0914 & 60 & 133 & N5 & RTS & \\
\hline 0915 & & 134 & ; & & \\
\hline 0915 & & 135 & ; & & \\
\hline 0915 & 2058FC & 136 & INIT & JSR HOME & \\
\hline 0918 & A900 & 137 & & LDA \#\$00 & \\
\hline 091A & 8DC3C0 & 138 & & STA DDRA & \\
\hline 091D & AA & 139 & & TAX & \\
\hline 091 E & A8 & 140 & & TAY & \\
\hline 091 F & A97F & 141 & & LDA \#\$7F & \\
\hline 0921 & 8DC2C0 & 142 & & STA DDRB & \\
\hline 0924 & A980 & 143 & & LDA \#\$80 & \\
\hline 0926 & 8 DCBC 0 & 144 & & STA ACR & ¿PB7 MONOFLOP \\
\hline 0929 & 60 & 145 & & RTS & \\
\hline 092A & & 146 & ; & & \\
\hline 092A & & 147 & ; & & \\
\hline 092A & A510 & 148 & START & LDA SAEPL & \\
\hline 092C & 8518 & 149 & & STA LAL & \\
\hline 092E & 851A & 150 & & STA LACL & \\
\hline 0930 & 8DC0C0 & 151 & & STA TORB & \\
\hline 0933 & A511 & 152 & & LDA SAEPH & \\
\hline 0935 & 8519 & 153 & & STA LAH & \\
\hline 0937 & 851B & 154 & & STA LACH & \\
\hline 0939 & 261A & 155 & & ROL LACL & \\
\hline 093B & 261B & 156 & & ROL LACH & \\
\hline 093D & A51B & 157 & & LDA LACH & \\
\hline 093F & 8D00C8 & 158 & & STA STR & \\
\hline 0942 & 60 & 159 & & RTS & \\
\hline 0943 & & 160 & ; & & \\
\hline 0943 & & 161 & ; & & \\
\hline 0943 & C901 & 162 & ERROR & CMP \#\$01 & \\
\hline 0945 & D008 & 163 & & BNE El & \\
\hline 0947 & A200 & 164 & & LDX \#\$00 & \\
\hline
\end{tabular}

Listing Continued. .

Continued Listing


094F C902
0951 D005 0953 A218
0955 203B08
0958 4C59FF

\section*{095B}

095B 201509
173
095E A90C 174

0960 8DCCC0
175
0963 202A09 176
0966 ADClC0 177
09699114178
096B E614 179
096D D002 180

096F E615 181
0971 20F308
182
0974 90F0 183
097660184

0977
0977201509
185
097A A90C
187
097C 8DCCC0
188
097F 202A09
189
0982 ADClC0 190
\(0985 \mathrm{C} 9 \mathrm{FF} \quad 191\)
0987 F005 192
0989 A901 193

098B 4C4309
194
098E 20F308 195
0991 90EF
196
099360
197
0994198

0994 A90E
199
200
201
202
203
204 205 206 207 208 209 210 211 212 213
165
66
167
168 169 170 71 72

LESEN
JSR INIT
LDA \#\$0C
STA PCR
JSR START
LDA TORA
STA (SAPL) „Y
INC SAPL
BNE LES2
INC SAPH
JSR NEXT
BCC LESI
RTS
;
PRUEFE JSR INIT
LDA \#\$0C
STA PCR
JSR START
LDA TORA
CMP \#\$FF
BEQ P2
LDA \#\$01
JMP ERROR
P2 JSR NEXT
BCC Pl
RTS
;
MONOFL LDA \#\$0E
STA PCR
LDA \#\$50
STA TICL
LDA \#\$C3
STA TlCH
MO1 LDA IFR
AND \#\$40
BEQ MOI
LDA \#\$0C
STA PCR ;OE=L
;OE=H PROGRAMMIEREN

Listing Continued . . .
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Continued Listing} \\
\hline 09C2 & C8 & 221 & & INY & \\
\hline 09C3 & E8 & 222 & & INX & \\
\hline 09C4 & E004 & 223 & & CPX & \# \$0 4 \\
\hline 09C6 & D0EC & 224 & & BNE & CA1 \\
\hline 09C8 & A00 0 & 225 & & LDY & \# \$00 \\
\hline 09CA & 60 & 226 & & RTS & \\
\hline 09 CB & & 227 & ; & & \\
\hline 09 CB & & 228 & ; & & \\
\hline 09 CB & 202A09 & 229 & PROGRA & JSR & START \\
\hline 09CE & 20B009 & 230 & & JSR & CHANGE \\
\hline 09D1 & A9FF & 231 & PRI & LDA & \# \$FF \\
\hline 09D3 & 8DC3C0 & 232 & & STA & DDRA \\
\hline 09D6 & Bllo & 233 & & LDA & (SAEPL), Y \\
\hline 09D8 & 8DClC0 & 234 & & STA & TORA \\
\hline 09DB & AA & 235 & & TAX & \\
\hline 09DC & 209409 & 236 & & JSR & MONOFL \\
\hline 09DF & A900 & 237 & & LDA & \# \$00 \\
\hline 09 El & 8DC3C0 & 238 & & STA & DDRA \\
\hline 09 E 4 & 8A & 239 & & TXA & \\
\hline 09 E 5 & CDClC0 & 240 & & CMP & TORA \\
\hline 09E8 & F00B & 241 & & BEQ & PR3 \\
\hline 09 EA & A902 & 242 & & LDA & \# \$02 \\
\hline 09 EC & 4C4309 & 243 & & JMP & ERROR \\
\hline 09 EF & E610 & 244 & PR2 & INC & SAEPL \\
\hline 09F1 & D002 & 245 & & BNE & PR3 \\
\hline 09F3 & E611 & 246 & & INC & SAEPH \\
\hline 09F5 & 20F308 & 247 & PR3 & JSR & NEXT \\
\hline 09F8 & 90D7 & 248 & & BCC & PR1 \\
\hline 09FA & A232 & 249 & & LDX & \\
\hline 09FC & 4 C 3 B 08 & 250 & & JMP & TXTOUT \\
\hline 09 FF & 60 & 251 & & RTS & \\
\hline \multirow[t]{6}{*}{0A00} & & 252 & ; & & \\
\hline & & 253 & & END & \\
\hline & \multicolumn{5}{|c|}{************************} \\
\hline & \multicolumn{5}{|l|}{*} \\
\hline & \multicolumn{5}{|c|}{* SYMBOL TABLE -- V 1.5 *} \\
\hline & \multicolumn{5}{|c|}{*} \\
\hline
\end{tabular}

LABEL. LOC. LABEL. LOC. LABEL. LOC.
** ZERO PAGE VARIABLES:
\begin{tabular}{llllllllllll} 
SAEPL & 0010 & SAEPH & 0011 & EAEPL & 0012 & EAEPH & 0013 & SAPL & 0014 & SAPH & 0015 \\
EAPL & 0016 & EAPH & 0017 & LAL & 0018 & LAH & 0019 & LACL & \(001 A\) & LACH & 001 B \\
HFZ & 001 C & & & & & & & & & &
\end{tabular}
```

** ABSOLUTE VARABLES/LABELS

```
\begin{tabular}{llllllllllll} 
TORB & C0C0 & TORA & C0C1 & DDRB & C0C2 & DDRA & C0C3 & T1CL & C0C4 & & \\
T1CH & C0C5 & ACR & C0CB & PCR & C0CC & IFR & C0CD & STR & C800 & COUT & FDED \\
RDCHAR & FD35 & HOME & FC58 & MONITO & FF59 & CSTART & 0800 & WSTART & 0803 & L1 & 0821 \\
L2 & \(082 B\) & TXTOUT & \(083 B\) & TXT1 & \(083 E\) & FIN & \(084 A\) & SAVEA & \(084 B\) & SAVEC & \(084 D\) \\
TEXT & \(084 E\) & DEFAU & \(08 C 2\) & EOUT & \(08 D D\) & NEXT & \(08 F 3\) & N1 & \(08 F 9\) & N2 & \(08 F F\) \\
N4 & 0909 & N3 & 0911 & N5 & 0914 & INIT & 0915 & START & \(092 A\) & ERROR & 0943
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline E1 & 094 F & E2 & 0958 & LESEN & 095B & LESl & 0966 & LES2 & 0971 & PRUEFE & 0977 \\
\hline Pl & 0982 & P2 & 098E & MONOFL & 0994 & MOI & 09A3 & CHANGE & 09B0 & CAl & 09B4 \\
\hline PROGRA & 09CB & PRI & 09D1 & PR2 & 09 EF & PR3 & 09F5 & & & & \\
\hline
\end{tabular}

SYMBOL TABLE STARTING ADDRESS:6000
SYMBOL TABLE LENGTH:0212

BR


Listing Continued . . .
The Custom Apple

Assembling the Eprom Burner Board
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{Continued Listing} \\
\hline 0968- C0 & C0 91 & 14 & E6 & 14 & D0 & 02 E6 \\
\hline 0970-1 & 1520 & F3 & 08 & 90 & F0 & 6020 \\
\hline 0978-1 & 1509 & A9 & 0C & 8D & CC & CO 20 \\
\hline 0980-2 & 2A 09 & AD & Cl & C0 & C9 & FF FO \\
\hline 0988- 0 & 05 A9 & 01 & 4C & 43 & 09 & 20 F 3 \\
\hline 0990-0 & 0890 & EF & 60 & A9 & OE & 8D CC \\
\hline 0998- & C0 A9 & 50 & 8D & C4 & C0 & A9 C3 \\
\hline 09A0-8 & 8D C5 & C0 & AD & CD & C0 & 2940 \\
\hline 09A8- F & F0 F9 & A9 & 0C & 8D & CC & C0 60 \\
\hline 09B0- A & A2 00 & A0 & 04 & B5 & 10 & 85 1C \\
\hline 09B8- B9 & B9 10 & 00 & 95 & 10 & A5 & 1C 99 \\
\hline 09C0-10 & 1000 & C8 & E8 & E0 & 04 & D0 EC \\
\hline 09C8- A & A0 00 & 60 & 20 & 2A & 09 & 20 B0 \\
\hline 09D0-09 & 09 A9 & FF & 8D & C3 & C0 & B1 10 \\
\hline 09D8- 8D & 8D Cl & C0 & AA & 20 & 94 & 09 A9 \\
\hline 09E0- 0 & 00 8D & C3 & C0 & 8A & CD & Cl C0 \\
\hline 09E8- F & FO OB & A9 & 02 & 4 C & 43 & 09 E6 \\
\hline 09F0-10 & 10 D0 & 02 & E6 & 11 & 20 & F3 08 \\
\hline 09F8-90 & 90 D7 & A2 & 32 & 4 C & 3B & 0860 \\
\hline \multicolumn{7}{|l|}{0AO0- 12} \\
\hline
\end{tabular}


\section*{Assembling an Eprom/RAM Board}

If you have written and tested your machine-language program, and successfully burned your Eprom, it now contains the programs you need for your custom application. Now it's time to think about a place to plug in your 2716 Eprom. The Apple II computer, as supplied by the manufacturer, has no possible way to plug in more Eproms. Therefore, we are going to show you a special board which you can plug into one of the empty slots in the Apple. This board will hold up to four 2716 Eproms or Eprom compatible RAMS. A complete schematic is shown below.


Figure 5.1 Schematic of the Eprom RAM Board

The BYTE WIDE concept recently introduced by Mostek has become very popular. BYTE WIDE allows you to use the same 24 -pin sockets on your board to expand your Eprom capacity, or as an expansion of your RAM area. The Eprom compatible RAM's are available in 1 K by 8 -bit or 2 K by 8 -bit configurations. The Apple computer has a total of 8 slots, numbered from 0 to 7 . Slot 0 is reserved for memory expansion, such as a language card or a ROM card. Slot 1 is reserved for a printer-driver card. Slots 2 through 5 are available for user expansion. These are the slots used by the applications described in this book. Slot 6 is usually used for the first of two disk controller boards. Slot 7 is used in Europe for an interface card for the PAL or the SECAM television systems. As you can see, there are actually only four empty slots in the Apple that you can use. There is a small limitation. You may only address one 2K byte Eprom per slot, and each socket always has the same address, C800 to CFFF. This means you can only address 2K of Eprom or compatible RAM at a time. But our Eprom/RAM board allows you to use up to four 2K Eproms or RAMS. We use a specially developed bank-switching circuit to select one of these four Eproms and bring its contents into the range of C800 to CFFF.


Continuing from above, the Apple memory map shows you how the 2 K bytes of Eprom could be brought in. Note that you can only have 2 K byte at a time in the memory area C800 to CFFF. If you want to use four Eprom/RAM boards in all four of the slots, 2 through 5, you can have up to 16 Eproms in your Apple; however, you can only use one 2 K byte Eprom at a time. In addition to the Eprom compatible 2K RAM, there is also a 1K RAM available on the market, which has a 2716 compatible pin-out, such as the 4801 from Mostek. These are much cheaper than the 4802 (which has 2 K of RAM). If you use a 4801 in the sockets of this Eprom/RAM board, you only have one half of the area C800 to CFFF available. The 4801 1K RAM chips are 2K RAM chips in which one of the internal RAM areas is defective. If you use one of these chips, you have to determine which side is usable by writing and reading into the memory locations. If you want to use a 2716 Eprom and an Eprom compatible RAM together on the board, you will need to wire a jumper as shown in the following figure:


Figure 5.3 Parts Layout

Figure 5.4 also shows you how to place the components on your printed circuit board. The jumper wire is placed between pin 21 on the first Eprom/RAM socket and pin 18 of the 50 pin Apple connector. This jumper supplies the \(R / \overline{\mathrm{W}}\) signal to the RAM chip and allows reading and writing of that chip when activated. The Eprom, since it can only be read, doesn't care if pin 21 is high or low. So once the jumper has been installed, you can use RAM's or Eproms in that socket without worrying about connecting or disconnecting it anymore. To use the Eprom RAM board with the Apple II, we also have to install four small jumpers in the area marked J2 (see Figure 5.4). The Eprom/RAM has another unique feature. It allows you to first test your programs in RAM, then burn them directly into an Eprom for future use in those same memory locations.

SURVEY over the most common
24 PIN MEMORY EPROMS \& RAMS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline DEVICE & TYPE & MANUF & SIZE & PIN 18 & PIN 19 & PIN 20 & PIN 21 \\
\hline 4801 & RAM & MOSTEK & IKx8 & CS* & NC & OE* & WE* \\
\hline 4118 & RAM & MOSTEK & 1Kx8 & CS* & L* & OE* & WE * \\
\hline 4008 & RAM & TI & IKx8 & CS* & AR & OE* & WE* \\
\hline 2716 & EPROM & INTEL & 2Kx8 & \[
\begin{array}{|l|}
\hline \mathrm{CS}^{*} / \\
\text { PROG }
\end{array}
\] & +12V & AIO & \(-5 \mathrm{~V}\) \\
\hline 2516 & EPROM & TI & 2Kx8 & \[
\left\lvert\, \begin{aligned}
& \text { CS*/ } \\
& \text { PROG }
\end{aligned}\right.
\] & AIO & OE* & Vpp \\
\hline 3636 & PROM & INTEL & 2Kx8 & CS3 & CS2 & \[
\begin{aligned}
& \mathrm{CSI}^{*} / \\
& \text { PROG }
\end{aligned}
\] & AIO \\
\hline \[
\begin{aligned}
& 4802 / \\
& 4016
\end{aligned}
\] & RAM & MOST/TI & 2Kx8 & CS* & Al0 & OE* & WE* \\
\hline 58725 & RAM & MITSUBISHI & 2Kx8 & CS & 10 & OE & WE \\
\hline
\end{tabular}
\[
\begin{array}{ll}
\mathrm{CS}^{*} / \mathrm{S}^{*} & =\text { Chip Select (Low) } \\
\mathrm{OE}^{*} & =\text { Output ENable (Low) } \\
\mathrm{WE}^{*} & =\text { Write Enable (Low) } \\
\mathrm{PD} & =\text { Power Down } \\
\mathrm{PROG} /(\mathrm{PE}) & \text { Program Enable } \\
\mathrm{Vpp} & =25 \mathrm{~V} \text { (Program Voltage) } \\
\mathrm{L}^{*} & =\text { LATCH (LOW) }
\end{array}
\]

\section*{Bytewide EPROM•RAM•ROM}


Figure 5.4 BYTE WIDE's Eprom RAM Board

(Top)

Printed Circuit Board
(Bottom)


\section*{Bank-Select Circuitry and Programming}

Because of the fact that you can only use the area C800 to CFFF for one Eprom at a time, a bank-switching circuit was developed to enable you to read the contents of any one of the four Eproms on the board. Through software, you can now select one of the Eproms by using the 74LS175 quad flip-flop. For example, if the Eprom RAM board is placed in slot two, you can select Eprom 1 on the board with the following machine-language instructions:

\section*{LDA \# 01 and STA \$C200.}

After these instructions, the Eprom in socket 1 will be accesible in memory area C800 to CFFF. If you want to select the Eprom in socket 2, enter instructions:
LDA \#02 and STA \$C200.


Figure 5.5 Socket Numbering
If you decide to plug your Eprom/RAM card into slot four, and you want to select the third socket, you must program LDA \#04 and STA \$C400. In general, the Eproms can be selected as follows:
\begin{tabular}{|c|c|c|c|c|}
\hline SLOT 2 & SLOT 3 & SLOT 4 & SLOT 5 & SELECT \\
\hline \[
\begin{aligned}
& \text { LDA \#01 } \\
& \text { STA \$C200 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#0I } \\
& \text { STA \$C300 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#0I } \\
& \text { STA \$C400 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#0I } \\
& \text { STA \$C500 }
\end{aligned}
\] & EPROM I \\
\hline \[
\begin{array}{|l|l}
\text { LDA \#02 } \\
\text { STA \$C200 }
\end{array}
\] & \[
\begin{aligned}
& \text { LDA \#02 } \\
& \text { STA \$C300 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#02 } \\
& \text { STA } \$ C 400
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#02 } \\
& \text { STA } \$ 500
\end{aligned}
\] & EPROM 2 \\
\hline \[
\begin{aligned}
& \text { LDA \#04 } \\
& \text { STA \$C200 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#04 } \\
& \text { STA \$C300 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#04 } \\
& \text { STA } \$ C 400
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#04 } \\
& \text { STA \$C500 }
\end{aligned}
\] & EPROM 3 \\
\hline \[
\begin{aligned}
& \text { LDA \#08 } \\
& \text { STA \$C200 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#08 } \\
& \text { STA \$C300 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#08 } \\
& \text { STA \$C400 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDA \#08 } \\
& \text { STA \$C500 }
\end{aligned}
\] & EPROM 4 \\
\hline
\end{tabular}

Figure 5.6 Selecting Eproms

The preceding table will make it easy to quickly look up instructions necessary to select any Eprom at any location. Since it is possible to have four boards, one in each slot with four Eproms on each board, it's possible to get a condition of jamming the data bus. To avoid this, a board must be shut off before turning on another board. The way to do this is to do a LDA \#00 and STA \$C200 to turn off the board in slot 2, for example. You could then select another board in another slot by loading A with the appropriate number of the Eprom you wish to access. You can also disconnect a board by pushing the reset button.

Note: if you need more than 2 K , you can make up to 32 K available by using a supervisor program to turn on one board and then select one Eprom to allow the 2K of instructions on the Eprom to execute. As long as the Eprom always comes back to the supervisor program, you can run through an entire 32 K of machine-language or other higher level languages without having to access a disk drive or change your programming.

\section*{How to Assemble the Board}

First solder all the sockets to the board for the integrated circuits. Then wire the necessary jumpers on the component side in the location marked J2 (See Figure 5.7).


Figure 5.7 Board Assembly

If you also want to use RAM's, place a jumper wire from pin 21 of the EPROM/RAM board to pin 18 of the 50 pin Apple connector. It is also important to note that you must turn the board over to the solder side and cut the trace that leads from pin 24 to pin 21 of the first Eprom socket. Now place the integrated circuits in the appropriate sockets, making sure that pin 1 lines up with the pin 1 on the board and that their noses are all in the same orientation, as shown in Figure 5.4.


\section*{The Apple Slot Repeater}

This chapter describes an Apple computer "slot repeater" project. This will allow you to have your Apple all closed up, yet access the slots within the machine. A perfect example of this would be using the 6522 I/O board while you are trying to design some hardware for the prototype area and don't want to keep looking into the computer or opening it all the time. Your machine can sit there intact, and you can do all the work outside, where there is better light and more freedom (for making measurements and designing your circuits, for example). In order to make the Apple slot repeater card work, it will have to be connected to slot 7 within the computer by a 40 -connector cable, which allows you to connect the 40 -pin cable coming out of the Apple to a 40 pin-connector socket (dual inline socket) mounted on the repeater board itself. Inside the Apple we recommend using the 50-pin experimenter board, which can be purchased from almost any Apple dealer. The experimenter board has a 50-pin edge-card which fits into the slot, and can be used to solder the wires from the 40 -pin cable to the appropriate locations on the edge-card.

Figure 6.1 below shows the wiring sequence for the slot repeater.
Not every line on the Apple bus will be brought out to the repeater board. Among the lines that won't be brought out are the power supply lines, as we wouldn't want to draw too much power from the Apple power supply. The repeater board has pins available for hooking-up an external power supply. The printed circuit board provides the appropriate circuitry for wiring up the sockets required for this slot repeater board, and it has been designed so that the addresses will be the same as they are inside the Apple computer itself. This way the experimenter will find that any experiments he tries will behave the same when he plugs them into the Apple as they do on the repeater board.

The decoding of the addresses mentioned above is performed in the circuit described in the schematic below.
GND \(\qquad\) \(\overline{\text { IRO }}\)

Figure 6.1 Connecting the Repeater Board


Address lines A11 through A15 are decoded by the 74LS138. This chip generates the select signal and the I/O strobe signal. Pin Z0 enables, with an active low signal, a second 74LS138 which decodes the address lines A8 through A10 and generates the I/O select lines for slots 1 through 4 . These are, for example, the addresses C100 to C1FF for the first slot. From this chip a third 74LS138 is enabled from Z0 of the second chip. It decodes the address lines A4 to A7. This creates a device select signal for the first four slots. For example, for slot one it would be \(\mathbf{C 0 9 0}\) through C09F.

The following table will show how to look up all the addresses of the device select, I/O select and the I/O strobe.

Figure 6.3
\begin{tabular}{|clll|}
\hline Slot & I/O SELECT & DEVICE SELECT & I/O-STROBE \\
2 & C200-C2FF & COAO - COAF & C800-CFFF \\
3 & C300-C3FF & COBO - COBF & C800-CFFF \\
4 & C400-C4FF & C0CO - COCF & C800-CFFF \\
5 & C500-C5FF & CODO - CODF & C800-CFFF \\
\hline
\end{tabular}

On the memory repeater board, in the upper right-hand corner, there is a place to put in an S44 dual-inline female plug. However, this is for use by other 6502 computers and cannot be used in conjuction with the Apple. Just to the left of that area is a small prototype area for experimenting, or for changes you might want to make with your slot repeater board.


Figure 6.4 The Complete Schematic for the Slot Repeater

\section*{How to Assemble the Board}

The first step is to mount all the female connectors and the sockets that will be required for the IC's used in this project. Then we connect the pins to the power supply. Next we can put on the capacitor C1, resistor R1, and the 50 -pin female connector. The last step is to insert the IC's, making sure that they are lined up in the same manner as they are shown in the schematic (Figure 6.5).


Figure 6.5 Parts Layout


Figure 6.6a Top of the Printed Circuit Board

126 Chapter 6 "Is written on a blank page to avoid confusion" is written on a blank page to avoid confusion. . .


Here is a photograph of a completed board to give you an idea of how it should look if you have assembled it properly.


Figure 6.7 Photo of the Completed Board

Figure 6.8 Parts List
\begin{tabular}{cl} 
Qty & Description \\
3 & I4 pin DIL sockets \\
3 & I6 pin DIL sockets \\
1 & 40 pin DIL socket \\
I & capacitor \(10 \mu \mathrm{~F} / 35 \mathrm{~V}\) tantal \\
3 & 74 LSI 38 \\
I & 74 LS 08 \\
I & 74 LS 02 \\
I & 74 LS 04 \\
4 & 50 pin edge connectors (available from MOLEX) \\
I & Resistor \(3 \mathrm{k} / 0,25 \mathrm{~W}\)
\end{tabular}

\section*{NOTES}


\section*{The Coupling of Two 6502 Systems}

Many of the better known home computers, such as KIM, SYM, AIMi, ATARI, PET, APPLE, OHIO, and VIC 20 have a 6502 microprocessor for their CPU. It is sometimes useful to connect two of these systems together to exchange data. This makes the transfer of machine-language programs easier, too.

To define a common interface, we use the 6522 I/O card for each computer. The 6522 card plugs directly into the Apple bus, but to use it with other computers, you'll need the expansion board described in Chapter 6. Figure 7.1 shows the coupling of an Ohio Scientific CIP with an Apple computer, and Fig. 7.2 the program for data exchange.

\section*{Program Description}

The program in Fig. 7.2 consists of two parts: SEND APPLE \(->\) OHIO and RECEIVE APPLE \(<-\) OHIO.

The version shown is for the Apple II computer. Needless to say, the program for the Ohio is exactly the same except for the address of the monitor.

To clarify the use of this program, an example of data transfer from the Apple to the Ohio is presented. In the Apple,the starting address of the data (FROM) and the ending address (UNTIL) are set, and the program is started by 800 G . The Apple then waits in a loop until the Ohio is ready.

In the Ohio, set the address (TO) where the data is to be stored. Then the program is started by jumping to location 842. The Ohio sends a 1 over PB0 to the Apple, indicating it's ready, which will begin the data transfer. At the end of the data transfer, the Apple jumps to the monitor. The Ohio doesn't know that the Apple has finished, so the receiving program has to be interrupted by pushing the break key of the Ohio.

The Coupling of Two 6502 Systems


Figure 7.1 Block Diagram

Sending data from the Ohio to the Apple is done in the same manner, but now the Apple performs the receiving program while the Ohio performs the sending program.

This kind of data transfer program is very useful when you are developing programs for single-board computers like the SYM or KIM. The program can be developed and tested on the Apple with one of its powerful assemblers, then sent to a single-board computer without retyping the whole program.

Figure 7.2 Program Listing
\begin{tabular}{|c|c|c|c|c|}
\hline 0800 & 1 & & \multicolumn{2}{|l|}{DCM "PR\#1"} \\
\hline 0800 & 2 & : SEND & APPLE & -->OHIO \\
\hline C0C0 & 3 & & ORG & \$COC0 \\
\hline COCO & 4 & TORB & EQU & * \\
\hline coco & 5 & TORA & EQU & *+! 1 \\
\hline C0C0 & 6 & DDRB & EQU & *+! 2 \\
\hline COCO & 7 & DDRA & EQU & *+! 3 \\
\hline COCO & 8 & MONITO & EQU & \$FF59 \\
\hline C0C0 & 9 & ; & & \\
\hline COCO & 10 & VON & EPZ & \$10 \\
\hline COCO & 11 & BIS & EPZ & \$12 \\
\hline COCO & 12 & WOHIN & EPZ & \$14 \\
\hline C0C0 & 13 & ; & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Continued Listing} \\
\hline C0C0 & & 14 & ; & & \\
\hline 0800 & & 15 & & ORG & \$800 \\
\hline 0800 & A000 & 16 & & LDY & \#\$00 \\
\hline 0802 & A9FF & 17 & & LDA & \#\$FF \\
\hline 0804 & 8DC3C0 & 18 & & STA & DDRA \\
\hline 0807 & ADC0C0 & 19 & M & LDA & TORB \\
\hline 080A & 2901 & 20 & & AND & \#\$01 \\
\hline 080C & D0F9 & 21 & & BNE & M \\
\hline 080E & Bllo & 22 & M00 & LDA & (VON) „Y \\
\hline 0810 & 8DClC0 & 23 & & STA & TORA \\
\hline 0813 & A980 & 24 & & LDA & \#\$80 \\
\hline 0815 & 8DC2C0 & 25 & & STA & DDRB \\
\hline 0818 & A900 & 26 & & LDA & \#\$00 \\
\hline 081A & 8DC0C0 & 27 & & STA & TORB \\
\hline 081D & EA & 28 & & NOP & \\
\hline 081 E & EA & 29 & & NOP & \\
\hline 081 F & EA & 30 & & NOP & \\
\hline 0820 & A980 & 31 & & LDA & \#\$80 \\
\hline 0822 & 8DC0C0 & 32 & & STA & TORB \\
\hline 0825 & E610 & 33 & & INC & VON \\
\hline 0827 & D002 & 34 & & BNE & M10 \\
\hline 0829 & E611 & 35 & & INC & VON+1 \\
\hline 082B & A511 & 36 & M10 & LDA & VON+1 \\
\hline 082D & C513 & 37 & & CMP & BIS+1 \\
\hline 082F & 90D6 & 38 & & BCC & M \\
\hline 0831 & F002 & 39 & & BEQ & M30 \\
\hline 0833 & B008 & 40 & & BCS & FIN \\
\hline 0835 & A510 & 41 & M3 0 & LDA & VON \\
\hline 0837 & C512 & 42 & & CMP & BIS \\
\hline 0839 & F0CC & 43 & & BEQ & M \\
\hline 083B & 90CA & 44 & & BCC & M \\
\hline 083D & A940 & 45 & FIN & LDA & \#\$40 \\
\hline 083F & 4C59FF & 46 & & JMP & MONITO \\
\hline 0842 & & 47 & ; & & \\
\hline 0842 & & 48 & \% & & \\
\hline 0842 & & 49 & ; REC & VE A & PLEく--OHIO \\
\hline 0842 & & 50 & ; & & \\
\hline 0842 & A000 & 51 & & LDY & \# \$00 \\
\hline 0844 & A901 & 52 & & LDA & \#\$01 \\
\hline 0846 & 8DC2C0 & 53 & & STA & DDRB \\
\hline 0849 & A900 & 54 & & LDA & \#\$00 \\
\hline 084B & 8DC0C0 & 55 & & STA & TORB \\
\hline 084 E & EA & 56 & & NOP & \\
\hline 084 F & EA & 57 & & NOP & \\
\hline 0850 & EA & 58 & & NOP & \\
\hline 0851 & ADC0C0 & 59 & M1 & LDA & TORB \\
\hline 0854 & 2940 & 60 & & AND & \#\$40 \\
\hline 0856 & F003 & 61 & & BEQ & M0 \\
\hline 0858 & 4 C 59 FF & 62 & & JMP & MONITO \\
\hline 085B & ADC0C0 & 63 & MO & LDA & TORB \\
\hline 085 E & 30 FB & 64 & & BMI & M0 \\
\hline 0860 & A901 & 65 & & LDA & \#\$01 \\
\hline 0862 & 8DC0C0 & 66 & & STA & TORB \\
\hline 0865 & ADClC0 & 67 & & LDA & TORA \\
\hline 0868 & 9114 & 68 & & STA & (WOHIN), Y \\
\hline 086A & E614 & 69 & & INC & WOHIN \\
\hline
\end{tabular}

Listing Continued . . .

The Coupling of Two 6502 Systems

Continued Listing
\begin{tabular}{lclll}
086 C D002 & 70 & & BNE M2 \\
086 E E615 & 71 & & INC WOHIN+1 \\
0870 & A900 & 72 & M2 & LDA \#\$00 \\
0872 & 8DC0C0 & 73 & & STA TORB \\
0875 & F0DA & 74 & & BEQ M1 \\
0877 & & 75 & \(i\) & \\
0877 & & 76 & \(i\) &
\end{tabular}


LABEL. LOC. LABEL. LOC. LABEL. LOC.
** ZERO PAGE VARIABLES:
VON 0010 BIS 0012 WOHIN 0014
** ABSOLUTE VARABLES/LABELS
\begin{tabular}{llllllllllll} 
TORB & C0C0 & TORA & COC1 & DDRB & C0C2 & & & & & \\
DDRA & C0C3 & MONITO & FF59 & M & 0807 & M00 & 080 E & M10 & 082 B & M30 & 0835 \\
FIN & \(083 D\) & M1 & 0851 & M0 & \(085 B\) & M2 & 0870 & & & &
\end{tabular}

SYMBOL TABLE STARTING ADDRESS: 6000
SYMBOL TABLE LENGTH:0092
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 0800- & A0 & 00 & A9 & FF & 8D & C3 & C0 & AD \\
\hline 0808- & C0 & C0 & 29 & 01 & D0 & F9 & B1 & 0 \\
\hline 0810- & 8D & Cl & C0 & A9 & 80 & 8D & C2 & C0 \\
\hline 0818- & A9 & 00 & 8D & C0 & C0 & EA & EA & EA \\
\hline 0820- & A9 & 80 & 8D & C0 & C0 & E6 & 10 & D0 \\
\hline 0828- & 02 & E6 & 11 & A5 & 11 & C5 & 13 & 90 \\
\hline 0830- & D6 & F0 & 02 & B0 & 08 & A5 & 10 & C5 \\
\hline 0838- & 12 & F0 & CC & 90 & CA & A9 & 40 & 4 C \\
\hline 0840- & 59 & FF & A0 & 00 & A9 & 01 & 8D & 2 \\
\hline 0848- & C0 & A9 & 00 & 8D & C0 & C0 & EA & EA \\
\hline 0850- & EA & AD & C0 & C0 & 29 & 40 & F0 & 03 \\
\hline 0858- & 4 C & 59 & FF & AD & C0 & C0 & 30 & B \\
\hline 0860- & A9 & 01 & 8D & C0 & co & AD & Cl & C0 \\
\hline 0868- & 91 & 14 & E6 & 14 & D0 & 02 & E6 & 15 \\
\hline 0870- & A9 & 00 & 8D & C0 & C0 & F0 & DA & I \\
\hline
\end{tabular}


\section*{Connecting Other Microprocessors to the 6502}

In some cases it's very useful to connect circuits of other microprocessor families to the 6502 CPU to use their outstanding performance in an area where the 6502 is weak. For example, there is an 8212 output port in the \(80 / 85\) family which is very cheap and has a fanout capacity of 15 mA , with a low input load current of 0.25 mA . This chip can be used to drive LED's or power transistors. We will discuss the connection of this chip to the 6502, as well as the connection of two other chips: the 8253 (a programmable interval timer) and the 8255 (a programmable peripheral interface).

\section*{The 8212 8-bit I/O Port}

The connection of the 8212 to the Apple bus is shown in Figure 8.1.


The 8 data lines, D0-D7, of the Apple bus are wired to the data input lines, D10-D17 of the 8212. The chip is selected by the DEV.SEL signal wired to the CSI input. The second chip select input (CS2) is not used and is therefore wired to +5 V . The 8212 is used as an output device; therefore, the mode input (MD) is high to enable the output buffers. The clock-pulse for the STB input is the Phi 0 clock from the Apple bus. The output pins of the 8212 (DO0-DO7) are left open.

Outputting data from the Apple to the 8212 is very simple. The 8212 is placed on an experimenter board and put into slot 4 . The DEV.SEL addresses are C0C0 through COCF A store command to one of these addresses will bring the data to the coresponding output pin, DO0 through DO7.

For example:

\section*{LDA \#SAA \\ STA \(\$\) C0C0}
sends the pattern 10101010 on the output pins. In this configuration, no input to the 6502 is possible. There are further restrictions in the use of the 8212 . It acts only as an output device, and not like a memory location, as the 6522 does. It only accepts store commands. Other commands, like INC \(\$ \mathbf{C 0 C 0}\), will not work with the 8212 .

\section*{The 8253 Programmable Interval Timer}

The 8253 is a programmable interval timer or counter. It consists of 3 independent 16 -bit counters. This chip can solve most of the common problems in generating accurate time delays. The timer is set and started by software and can be read by the CPU or by a software interrupt. In the meantime, the CPU is free for other tasks. Figure 8.2 shows the pin configuration and the connection to the Apple bus. The chips of the \(80 / 85\) family have separate RD/WR signals, while the 6502 CPU has only one \(\mathrm{R} / \overline{\mathrm{W}}\) signal. With 3 gates of 74LS00, the required RD/WR signals are created from the \(\mathrm{R} / \overline{\mathrm{W}}\) and Phi 0 clock signal.


Figure 8.2 8253 Pin Connections

The three counters ( 0,1 and 2 ) are identical in operation, so only one counter module will be discussed here. It consists of a 16-bit, pre-settable down counter, which can operate in either binary or BCD mode. The counter module has two inputs (a clock input and a gate input) and one output. It is controlled by a control word written to the control register. In Figure 8.3 the addressing of the counter and the control register is shown.
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(\overline{\mathrm{CS}}\) & \(\overline{\mathrm{RD}}\) & \(\overline{\mathrm{WR}}\) & AI & AO & FUNCTION \\
\hline 0 & I & 0 & 0 & 0 & LOAD COUNTER 0 \\
\hline 0 & I & 0 & 0 & I & LOAD COUNTER I \\
\hline 0 & I & 0 & I & 0 & LOAD COUNTER 2 \\
\hline 0 & I & 0 & I & I & WRITE CONTROL WORD \\
\hline 0 & 0 & 1 & 0 & 0 & READ COUNTER 0 \\
\hline 0 & 0 & I & 0 & I & READ COUNTER I \\
\hline 0 & 0 & I & I & 0 & READ COUNTER 2 \\
\hline I & X & X & X & X & DISABLE 3-STATE \\
\hline
\end{tabular}

Figure 8.3
The format of the control word is shown in Figure 8.4. The desired counter is selected with bits 6 and 7 .
BIT \begin{tabular}{|l|l|l|l|l|l|l|l|}
7 & 6 & 5 & 4 & 3 & 2 & 1 & \multicolumn{1}{c}{0} \\
\hline SCI & SCO & RLI & RLO & M2 & MI & MO & BCD \\
\hline
\end{tabular}

Figure 8.4 Control Word Format
Bit \(7=0 \quad\) Bit \(6=0\)
Bit \(7=0 \quad\) Bit \(6=1\)
Bit \(7=1 \quad\) Bit \(6=0\)
Bit \(7=1 \quad\) Bit \(6=1\)
; Select Counter 0
; Select Counter 1
; Select Counter 2
; Not Used

Bits 4 and 5 control the READ/WRITE operation of the counters.
\(\begin{array}{lll}\text { Bit } 5=0 & \text { Bit } 4=0 & \text { Latched Reading } \\ \text { Bit } 5=1 & \text { Bit } 4=0 & \text { Read/Write MSB Only }\end{array}\)
Listing Continued .
\[
\begin{array}{lll}
\text { Bit } 5=0 & \text { Bit } 4=1 & \text { Read/Write LSB Only } \\
\text { Bit } 5=1 & \text { Bit } 4=1 & \text { Read/Write (LSB First }- \text { Then MSB) }
\end{array}
\]

It's often necessary to read a counter on the fly, that is, reading the contents while the counter is still decrementing. To get stable results, a control word with both bit 4 and bit 5 equal to 0 is written to the control register. The contents of the selected counter (set by bit 7 and bit 6) are latched when the write to the control register is done, and can then be transferred into the computer by two consecutive Read operations.

For example:

\author{
LDA \#\$40 \\ STA CTRL \\ LDA Counter 1 \\ STA MEM \\ LDA Counter 1 \\ STA MEM + 1
}
; Select counter 1, latched Read
; Store (A) in the Control Register
; Read LSB first
; Save LSB
; Read MSB Next
; Save MSB

After setting the control register to latched reading, there must be two read operations from the selected counter. If the control register is set for reading or writing only one byte (MSB or LSB), there is only one read or write allowed. Otherwise, if it is set for a two-byte read or write, there must be two read or write operations. In the first read/write the least significant byte is transferred to or from the counter/timer, and with the second, the most significant byte will be transferred.

The next three bits of the control word define the operation of the counter. There are 5 different modes.

Bit \(3=0 \quad\) Bit \(2=0 \quad\) Bit \(1=0 \quad\) Mode 0 Interrupt on Count Termination
Bit \(3=0 \quad\) Bit \(2=0 \quad\) Bit \(1=1 \quad\) Mode 1 Programmable One-Shot
Bit \(3=\mathrm{X} \quad\) Bit \(2=1 \quad\) Bit \(1=0 \quad\) Mode 2 Rate generator
\begin{tabular}{llll} 
Bit \(3=\mathrm{X}\) & Bit \(2=1\) & Bit \(1=1\) & Mode 3 Square-wave rate generator \\
Bit \(3=1\) & Bit \(2=0\) & Bit \(1=0\) & Mode 4 Software triggered strobe \\
Bit \(3=1\) & Bit \(2=0\) & Bit \(1=1\) & Mode 5 Hardware triggered strobe
\end{tabular}

\section*{Mode 0: Interrupt on Count Termination}

After setting and starting the counter, the output will be low. It will go high when the counter has reached zero; generating an interrupt. The counter will not stop; it will continue decrementing (or cycling) until it is reloaded. When you write the LSB to the counter, it will stop, and upon writing the MSB it will restart.

\section*{Mode 1: Programmable One-Shot}

The duration of the one-shot pulse is determined by the value written to the counter. After the rising edge reaches the gate input, the output will go low and stay low until the counter reaches zero. A changing of the stored value during counting will not change the duration of the pulse, but the one-shot can be retriggered by a pulse at the gate input. The mono-flop then starts with the newly defined value.

\section*{Mode 2: Rate Generator}

The counter acts as a divide-by- N counter. The output will go low for one clock period every time the counter reaches zero. Then the counter is automatically reloaded. Changing the counter value will not affect the present period, but the next period will be use the new value.

\section*{Mode 3: Square-wave Rate Generator}

This mode is similar to Mode 2 except that the output will remain high for one half of the count duration and will go low for the second half. With even numbers, the counter is decremented by two until it reaches zero. Then the polarity of the output is changed; the counter is reloaded and decremented by two again. With uneven numbers (during the first half period), the counter is first decremented by one, then by two until zero is reached or passed. Then the counter is reloaded, the polarity of the output signal changed, and the counter is decremented first by 3 , then by 2 untill zero is reached or passed.

\section*{Mode 4: Soffware Triggered Strobe}

After setting the mode, the counter will remain high untill the counter is loaded. Then the counter will start counting down and the output will go low for one clock period at zero-crossing. Reloading the counter will not affect the present period, but will change the next period. A low signal at the gate input will stop the counter. A reload of the counter can be done at this time. After a rising edge reaches the gate input, the counter will start with this new value.

\section*{Mode 5: Hardware Triggered Strobe}

The counter will start after a rising edge reaches the gate input. The output will go low for one clock period at zero-crossing. The counter is re-triggerable. The output will not go low until a full count after a rising edge at the gate input has occurred.

\section*{Additional Information on the \(\mathbf{8 2 5 3}\)}

Bit 0 of the control word defines whether a counter acts as a BCD or a binary counter.

Bit \(0=0\); Binary counter (max count: 2 to the 16 th) Bit \(0=1 ; \mathrm{BCD}\) counter (max count: 10 to the 4 th)

Now we'll examine a demonstration program using counter 0 in the way shown in Figure 8.5.


Figure 8.5

For the clock frequency we use the Phi 0 signal at pin 40 of the Apple bus. First we use it as a divide-by-N counter. The following little machine-language program starts the counter. We assume that the 8253 is mounted on an experimenter board plugged into slot 4 of the Apple bus.

The program in Figure 8.6 divides the clock frequency of the Apple by ten and produces negative pulses with a duration of 1 microsecond. Changing the values in memory locations 0806 and 080B will change the dividing ratio.

The same program produces a square-wave generator when we change the control word to 00110110.

In either case the counting can only be stopped by switching off the computer. The counter can't be stopped by using the reset key.


\section*{The 8255 Programmable Peripheral Interface (PPI)}

The PPI 8255 is a general purpose I/O device, designed for use with 80/85 microprocessors. But, like the 8112 or the 8253 , it can easily be adapted to a 6502 CPU. The device has 24 I/O pins, divided into two groups of \(12 \mathrm{I} / \mathrm{O}\) pins each. In group A there are 8 pins to Port A and 4 pins to Port B. Group B consists of 8 pins from Port C and 4 pins from Port B. These ports can be used in three different ways:

Mode \(0=\) Basic input/output
Mode \(1=\) Strobed input/output
Mode \(2=\) Bi-directional bus.

By writing a control word to the control register, the mode is set and the input/output definition made.

Figure 8.10 shows the connection of the PPI 8255 to the Apple bus. Instead of using the R/W signal, the RW and the WE signals for the 8255 are created with a 74LS00 NAND gate.

The reset signal of the PPI 8255 is active high; therefore, the RES signal from the 6502 CPU is inverted with the remaining gate of the 74LS04.


Figure 8.10 Connection of the 8255

There is also another problem. The DEVSEL signal from the APPLE bus has to be made about 50 to 100 nanoseconds longer. This is done with two AND gates and an R/C delay circuit. The diode discharges the capacitor rapidly at the negative pulse, but the positive pulse is delayed by the \(\mathrm{R} / \mathrm{C}\) circuit. This circuit is only necessary with APPLE computers, and not with other 6502 systems.

The addresses of the 3 ports and the control register are shown in Figure 8.11.
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(\overline{\mathrm{CS}}\) & \(\overline{\mathrm{WR}}\) & \(\overline{\mathrm{RD}}\) & AO & AI & FUNCTION \\
\hline 0 & 1 & 0 & 0 & 0 & READ PORT A \\
\hline 0 & 1 & 0 & 0 & 1 & READ PORT B \\
\hline 0 & 1 & 0 & 1 & 0 & READ PORT C \\
\hline 0 & 0 & 1 & 0 & 0 & WRITE PORT A \\
\hline 0 & 0 & 1 & 0 & 1 & WRITE PORT B \\
\hline 0 & 0 & 1 & 1 & 0 & WRITE PORT C \\
\hline 0 & 0 & 1 & 1 & 1 & WRITE CTRL-REG. \\
\hline 1 & \(\times\) & \(\times\) & \(\times\) & \(\times\) & DATA BUS 3-STATE \\
\hline 0 & 1 & 0 & 1 & 1 & ILLEGAL CONDITION \\
\hline 0 & 1 & 1 & \(\times\) & \(\times\) & DATA BUS 3-STATE \\
\hline
\end{tabular}

Figure 8.11 Port Addressing

After defining an I/O pin as an output, a STORE command can be performed, or when a pin is defined as an input pin, a LOAD command can be performed. Figure 8.12 shows the control word for the mode and input/output definition. The control register is a write only register. A read command from the control register is illegal.


Figure 8.12 Control Word Format
Let's give an example with the PPI mounted on an experimenter board and plugged into slot 4. We will define Port A as an input, and Ports B and C as outputs in the basic input/output Mode 0 . Next we have to write the control word \((10010000=90)\) to memory location C0C3.

LDA \# \(\$ 90\)
STA \(\$ \mathrm{COC} 3\)
Now we can load input signals from Port A with the command LDA \$C0C0 and store output signals with STA \$C0C1 or STX \$C0C2 to Port B or Port C.

Figure 8.13 shows the 16 combinations of the control word for Mode 0. For example: The control word for setting all ports to outputs is \(10000000=\mathbf{8 0}\); or when ports B and C are inputs and Port A is output, then the control word is \(\mathbf{8 B}\).
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 & PORT A & PORT B & PORT CL & PORT CU & HEX \\
\hline I & 0 & 0 & 0 & 0 & 0 & 0 & 0 & OUT & OUT & OUT & OUT & 80 \\
\hline I & 0 & 0 & 0 & 0 & 0 & 0 & 1 & OUT & OUT & IN & OUT & 81 \\
\hline I & 0 & 0 & 0 & 0 & 0 & 1 & 0 & OUT & IN & OUT & OUT & 82 \\
\hline I & 0 & 0 & 0 & 0 & 0 & 1 & 1 & OUT & IN & IN & OUT & 83 \\
\hline I & 0 & 0 & 0 & 1 & 0 & 0 & 0 & OUT & OUT & OUT & IN & 88 \\
\hline I & 0 & 0 & 0 & 1 & 0 & 0 & 1 & OUT & OUT & IN & IN & 89 \\
\hline I & 0 & 0 & 0 & 1 & 0 & 1 & 0 & OUT & IN & OUT & IN & \(8 A\) \\
\hline I & 0 & 0 & 0 & 1 & 0 & 1 & 1 & OUT & IN & IN & IN & \(8 B\) \\
\hline I & 0 & 0 & I & 0 & 0 & 0 & 0 & IN & OUT & OUT & OUT & 90 \\
\hline I & 0 & 0 & 1 & 0 & 0 & 0 & 1 & IN & OUT & IN & OUT & 9 I \\
\hline I & 0 & 0 & 1 & 0 & 0 & 1 & 0 & IN & IN & OUT & OUT & 92 \\
\hline I & 0 & 0 & 1 & 0 & 0 & 1 & 1 & IN & IN & IN & OUT & 93 \\
\hline I & 0 & 0 & 1 & 1 & 0 & 0 & 0 & IN & OUT & OUT & IN & 98 \\
\hline I & 0 & 0 & 1 & 1 & 0 & 0 & 1 & IN & OUT & IN & IN & 99 \\
\hline I & 0 & 0 & 1 & 1 & 0 & 1 & 0 & IN & IN & OUT & IN & \(9 A\) \\
\hline I & 0 & 0 & I & I & 0 & I & I & IN & IN & IN & IN & \(9 B\) \\
\hline
\end{tabular}

Figure 8.13 Control Word Combinations
Pressing the reset key will set all ports as input ports in Mode 0. Changing the mode of one register will also reset the other ports and the status flip-flops.

There is another feature which can be done with the control word. The output lines of Port C can be set or reset by a single output instruction. The control word for this feature is shown in Figure 8.14.


Figure 8.14 Another Control Word Format

\section*{144 Chapter 8}

The following two instructions set output line 7 of Port C to 1 .

\section*{LDA \%00001111 \\ STA \$C0C3}

But this pin is only set to one when the port is set as an output port.
In Mode 1, Port A and Port B can be used as input or output ports. The four-bit ports, CL and CU, are used for control functions and for the status of the 8 -bit ports. An input control signal definition for Port A is shown in Figure 8.15


Figure 8.15 Control Signal Definition

Controlword:


For this case the control word is B8. A low input signal at STBA loads the data into the input latch of Port A. This is indicated to the CPU by a high going signal at IBF (Input Buffer Full). If a read command occurs at Port A, the IBFA signal is reset. Figure 8.16 is a little demonstration program. The IBFA (PB4) signal is connected to pin 6 (PC6). This pin is programmed as an input. PC4 is normally high.

Figure 8.16 Demo Program


\section*{Programmable Peripheral Interface}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Continued Listing} \\
\hline 0805 & ADC2C0 & 20 & M & LDA PORTC \\
\hline 0808 & 2940 & 21 & & AND \#\%01000000 \\
\hline 080A & F0F9 & 22 & & BEQ M \\
\hline 080C & ADC0C0 & 23 & & LDA PORTA \\
\hline 080F & 8D0010 & 24 & & STA MEM \\
\hline 0812 & 60 & 25 & & RTS \\
\hline 0813 & & 26 & ; & \\
\hline & & 27 & & END \\
\hline
\end{tabular}

After setting the mode, the program reads pin PC6 on Port C. As long as this pin is zero, the program stays in the loop. When data is stored in the output latches by a negative pulse on STBA (PC4), the program reads Port A and stores the contents in memory location MEM.

In this demonstration program the computer waits in a loop until a data ready signal is received. During this time the computer won't do anything else. To avoid this problem, use the interrupt technique. The PPI 8255 performs this with an internal INTE (Interrupt Enable) flip-flop.

The signal INTEA goes high when the following condition occurs: \(\overline{\mathrm{STB}}=1\), AND IBFA \(=1\) AND INTEA \(=1\). The setting or resetting of the INTEA flip-flop is controlled by setting or resetting PC4 by program. This does not affect the STB pulse. Figure 8.17 is a listing of a program routine which enables the interrupting of the processor. The starting address of INTE must be stored in 03 FB and 03 FC .

Figure 8.17 Interrupt Demo Program


When this signal is used with the 6502 processor, the polarity of the interrupt must be changed because the 6502's interrupt signal is active low. First Mode 1 is set; then bit 4 of Port C is set, which enables the INTEA flip-flop. Then the program jumps to another routine. When an interrupt occurs, the program jumps to the address derived from the interrupt vector, labeled (INTE), loads the contents of Port A, and stores that value in memory location MEM. It then returns to its previous task by an RTI. Port B can be controlled in the same manner. The STB pin for Port B is PC2, the IBFB is PC1 and the interrupt signal INTRB is PC0. The INTEB flip-flop is controlled by setting or resetting PC2.

Figure 8.18 shows the Mode 1 output control signal definition. The \(\overline{\mathrm{OBF}}\) (Output Buffer Full) signal will go low when the CPU has performed a store instruction to Port A.


Figure 8.18 Output Signal Definition

\(\overline{\mathrm{OBF}}\) is reset by an acknowledge input. This is a low going pulse, which informs the CPU that the peripheral device has received the data. The interrupt request line INTRA goes high when the INTEA flip-flop is enabled and \(\overline{\mathrm{OBF}}=1\) and ACK \(=1\), thus indicating that the peripheral system has taken the data.

The interrupt enable flip-flop INTEA is controlled by setting or resetting PC6.

Figure 8.19 Data Output Program


Listing Continued
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Continued Listing} \\
\hline 0800 & 16 & ; & & \\
\hline 0800 & 17 & ; & & \\
\hline 0800 A9A0 & 18 & DATOUT & LDA \#\$A0 & ;MODE 1 \\
\hline 0802 8DC3C0 & 19 & & STA CTRL & \\
\hline 0805 AD0010 & 20 & & LDA MEM & \\
\hline 0808 8DC0C0 & 21 & & STA PORTA & \\
\hline 080B ADC2C0 & 22 & M & LDA PORTC & \\
\hline 080E 2920 & 23 & & AND \#\%0100000 & \\
\hline 0810 D0F9 & 24 & & BNE M & \\
\hline 081260 & 25 & & RTS & \\
\hline 0813 & 26 & ; & & \\
\hline & 27 & & END & \\
\hline
\end{tabular}

There are no restrictions for using both groups A and B. Group A (Port A and the upper part of Port C) can be programmed either as an input or an output. Likewise, group B (Port B and lower half of Port C) can be programmed as an input or an output, independent of the programming of Port A. Mode 2 combines the input control definition and the output control definition on Port A only. This port acts as a bi-directional input/output port controlled by bit 3 through bit 7 of Port C, as shown in Figure 8.20.


Figure 8.20 Control Definition

The input/output port is normally in tri-state. The data for input/output is strobed by the \(\overline{\mathrm{STBA}}\) or the \(\overline{\mathrm{ACKA}}\) signal. A low signal on the \(\overline{\mathrm{ACKA}}\) enables the tri-state buffers on Port A to send out data. A high signal on ACKA will put the buffer in a high impedance state.

A low signal on the \(\overline{S T B A}\) will load data into the input buffers. The IBFA and the \(\overline{\mathrm{OBFA}}\) signal act in the same manner as described in the input or output control definition. Likewise, the input interrupt (INTE2) is controlled by setting or resetting PC4, and the output interrupt (INTE1) is controlled by PC6.

\section*{The Peripheral Interface Adapter PIA 6821}

The 6821 is a universal interface chip which provides two bi-directional ports, A
and B ; two control registers; and four interrupt lines, two of which are usable as peripheral output controls. Adapting to a 6502 system is very easy, because it has the same pin-out as the PIA 6520. The connection to the Apple bus is shown in Figure 8.21


Figure 8.21 Pin Configuration of the 6821

The data direction for the two ports, A and B , is set by two data direction registers DDRA and DDRB, and controlled by the two control registers CRA and CRB. For these six registers there exist only two address lines, RS0 and RS1. Therefore, the ports and the data direction registers have the same address. Bit two in the control register determines which one of the two registers is accessed. Figure 8.23 shows the internal addressing of the 6821.

If bit two of the control register is a one, the port is accessed; if it is a zero, the data direction register is accessed. The following program in Figure 8.24 sets all lines of Port A to an output. For this program we assume that the 6821 is mounted on an experiment board and plugged into slot 4 of the Apple bus.

The next figure (8.25) shows the format of the control word in the two control registers CRA and CRB. Bits 0 through 5 can be set or reset by the CPU; bits 6 and 7 are read-only bits and are modified by external pulses at the CA1, CA2, CB1 and CB2 inputs. Bits 0 and 1 of CRA, or CRB, determine whether an interrupt occurs
\begin{tabular}{|l|l|l|l|l|}
\cline { 3 - 5 } \multicolumn{2}{c|}{} & \multicolumn{2}{l|}{ BIT 2 OF } & SELECTED \\
\hline RSO & RSI & CRA & CRB & REGISTER \\
\hline 0 & 0 & 1 & - & PORTA \\
\hline 0 & 0 & 0 & - & DDRA \\
\hline 0 & 1 & - & - & CRA \\
\hline 1 & 0 & - & 1 & PORTB \\
\hline 1 & 0 & - & 0 & DDRB \\
\hline 1 & 0 & - & - & CRB \\
\hline
\end{tabular}

Figure 8.23 Internal Addressing of the 6821
at IRQA, or IRQB, respectively, or signal a "no interrupt" condition. For example, if bit 0 is 1 , and bit 1 is 0 , a negative transition will set bit 7 to 0 , causing an interrupt at IR. The four possibilities are shown in Figure 8.26 and are the same for both control registers.

Figure 8.24 Setting Port A to Output

0800
0800
0800
0800
0800
0800
0800
0800
0800
0800
0800
0800
0800
0800
0800 A900
0802 8DClC0
0805 A9FF
0807 8DC0C0
080A A904
080C 8DClC0
080 F
080F A9AA
0811 8DC0C0
081460
0815
```

DCM "PR\#1"
2 ;
3 i 4
5 :

```
\(\begin{array}{lll}7 & i^{*} \\ 8 & i^{*}\end{array}\)


10 ;
11 ;
12 PORTA EQU \$COCO
13 CRA EQU \$COCl
14 ;
15 OUTPUT LDA \#\$00 ;SELECT DATA
16 STA CRA
17 LDA \#\$FF
18 STA PORTA
LDA \#\$04 ; SELECT POTRA
STA CRA
LDA \#\$AA ;BIT PATTERN
STA PORTA ;STORED IN PORTA
RTS
END


Figure 8.25 Control Word Format
\begin{tabular}{|l|l|l|l|}
\hline \begin{tabular}{l} 
CRAI \\
(CRBI)
\end{tabular} & \begin{tabular}{l} 
CRAO \\
(CRBO)
\end{tabular} & INPUT AT CAI (CBI) & IRQA (IRQB) \\
\hline 0 & 0 & & \begin{tabular}{l} 
NO \\
INTERRUPT
\end{tabular} \\
\hline 0 & 1 & - & \begin{tabular}{l} 
BIT 7 = 0 \\
INTERRUPT
\end{tabular} \\
\hline 1 & 0 & & \begin{tabular}{l} 
NO \\
INTERRUPT
\end{tabular} \\
\hline 1 & 1 & & \begin{tabular}{l} 
BIT 7 = 0 \\
INTERRUPT
\end{tabular} \\
\hline
\end{tabular}

Figure 8.26 Control Interrupt Modes

Bits 3, 4 and 5 control the interrupt lines, CA2 and CB2. If bit 5 is 0 , both control registers perform the same function. Figure 8.27 shows the interrupt handling using CA2 or CB2, respectively. If CRA \(5=0, \mathrm{CRA} 4=1\), and \(\mathrm{CRA} 3=0\), a positive transition on CA2 will not cause an interrupt.
\begin{tabular}{|l|l|l|l|l|}
\hline \begin{tabular}{l} 
CRA5 \\
(CRB5)
\end{tabular} & \begin{tabular}{l} 
CRA4 \\
(CRB4)
\end{tabular} & \begin{tabular}{l} 
CRA3 \\
(CRB3)
\end{tabular} & INPUT AT CA2 (CB2) & IRQA (IRQB) \\
\hline 0 & 0 & 0 & & \begin{tabular}{l} 
NO \\
INTERRUPT
\end{tabular} \\
\hline 0 & 0 & 1 & & \begin{tabular}{l} 
BIT \(6=0\) \\
INTERRUPT
\end{tabular} \\
\hline 0 & 1 & 0 & & \begin{tabular}{l} 
NO \\
INTERRUPT
\end{tabular} \\
\hline 0 & 1 & 1 & & \begin{tabular}{l} 
BIT 6 = 0 \\
INTERRUPT
\end{tabular} \\
\hline
\end{tabular}

Figure 8.27 Interrupt Handling
If bit 5 is set to 1 , the control registers (CRA and CRB) have different functions. The control register (CRA) uses both input/output lines (CA1 and CA2) to perform handshaking while reading; the control register (CRB) performs handshaking while writing. In both cases, the lines CA2 and CB2 are outputs. The handshaking modes for reading are shown in Figure 8.28.
\begin{tabular}{|l|l|l|l|l|}
\hline CRA5 & CRA4 & CRA3 & MODE & FUNCTION \\
\hline 1 & 0 & 0 & \begin{tabular}{l} 
HANDSHAKE \\
READ
\end{tabular} & \begin{tabular}{l} 
CA2 \(=\) INTERRUPT ON CAI \\
CA2 \(=0\) AF TER LOAD
\end{tabular} \\
\hline 1 & 0 & 1 & PULSE & \begin{tabular}{l} 
CA2 \(=7\) Y FFTER \\
LOAD
\end{tabular} \\
\hline 1 & 1 & 0 & & CA2 \(=0\) \\
\hline 1 & 1 & 1 & & CA 2 \(=1\) \\
\hline
\end{tabular}

Figure 8.28 Reading Handshaking Modes
With CRA3 \(=0\), CRA \(4=0\), and CRA5 \(=1\), the output line is set to 1 , and an interrupt occurs at CA1. CA 2 is reset after a LOAD instruction. If \(\mathrm{CRA} 3=3\), a pulse of one machine cycle is created after a load instruction.
CA2 can be set to zero with CRA4 \(=1\) and CRA \(3=0\), or set to one with CRA 4 \(=1\) and CRA3 \(=1\).
Figure 8.29 shows the handshaking modes while writing with CB2. With CRB5 \(=\) \(1, \mathrm{CRB} 4=0\), and \(\mathrm{CRB} 3=0, \mathrm{CB} 2\) is set to zero after a store instruction.
\begin{tabular}{|l|l|l|l|l|}
\hline CRB5 & CRB4 & CRB3 & MODE & FUNCTION \\
\hline 1 & 0 & 0 & \begin{tabular}{l} 
HANDSHAKE \\
WRITING
\end{tabular} & \begin{tabular}{l} 
CB2 \(=0\) AFTER STORE \\
CB2 \(=1\) AT INTERRUPT CBI
\end{tabular} \\
\hline 1 & 0 & 1 & PULSE & \begin{tabular}{l} 
CB2 \(=7 \quad\) AFTER \\
STORE
\end{tabular} \\
\hline 1 & 1 & 0 & & \(\mathrm{CB2}=0\) \\
\hline 1 & \(I\) & 1 & & \(\mathrm{CB2}=1\) \\
\hline
\end{tabular}

Figure 8.29 Writing Handshaking Modes
When an interrupt occurs on CB1, CA1 is set to 1 . If CRB4 \(=0\) and CRB3 \(=1\), a pulse of one machine cycle is created after a store instruction. CB2 can be set to zero with CRB4 \(=1\) and CRB3 \(=0\), and CB2 can be set to one with CRB4 \(=1\) and CRB3 \(=1\).

\section*{The APPLE as a Logic Tester}

The following program is an example of how the Apple could be used as a logic tester, or to demonstrate the operation of an integrated circuit.

In this example we'll be using the 74LS190. This is a decimal up and down counter that used parallel I/ 0 . The wiring diagram for connecting it to the 6821 is shown in Fig. 8.30.


Figure 8.30 Chip Connections

All input pins of the 74 LS 190 are connected to Port A of the 6821, and the output pins are connected to Port B. The connections from the 6821 to the Apple bus were shown earlier in Fig. 8.21.

The program in Fig. 8.31 demonstrates the behavior (logic) of the counter. It uses the following subroutines:

INIT - initializes the 6821. Port B is set to the input mode, and Port A is set to the output mode. A bit pattern (11010000) is stored in Port A. For the 74LS190 this means that LOAD, CLOCK and ENABLE inputs are high, the data inputs \(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}\) and the DOWN/UP input are low.

STATE - reads the output pins of the 74LS190 and displays them on the screen. For a low output an (L) will be displayed, and for a high output an (H) will be displayed. The outputs QA, QB, QC, QD, RC and MAX/MIN are displayed from left to right.

CLOCK - creates one clock pulse and LOAD creates one load pulse for the counter. These are negative-going pulses.

BSET - sets the input pins A, B, C and D. After a LOAD command, this state is transferred to the counter.

USER - is the main program entry point. First the message (ENTER:) is printed on the screen. If you enter an \((\mathrm{E})\), the computer responds with \((\mathrm{E}=)\) and you may input a value for \((\mathrm{E})\). Entering an (L) enables the 74LS190, entering (H) disables it, and the state of the output pins are shown. Pressing (C) causes the counter to count one pulse. (U) sets the counter to the UP mode, and (D) sets the counter to DOWN. With (S), the parallel inputs may be set. The computer responds with (ABCD=) and you can enter a combination of (H)'s and (L)'s. Once all four bits have been entered, the pattern is transferred to the counter by typing (L). Hitting any other key causes the program to jump to the machine-language monitor. This program is very specialized, but other programs for testing and demonstrating digital circuits can be written to adapt this circuit to your application.
\begin{tabular}{llllll}
0800 & 1 & & DCM "PR\#l" & \\
0800 & 2 & \(;\) & & & \\
0800 & 3 & DUMMY & EQU \$1000 & \\
0800 & 4 & OUTCH & EQU \$FDED & \\
0800 & 5 & RDCHR & EQU \$FD35 & \\
0800 & 6 & HOME & EQU \$FC58 & \\
0800 & 7 & CR & EQU \$FD8E & \\
0800 & 8 & BEEP & EQU \$FF3A & \\
0800 & 9 & \(i\) & & & \\
0800 & 10 & PORTA & EQU \$C0C0 & SLOT 4 \\
0800 & 11 & PORTB & EQU PORTA+2 & \\
0800 & 12 & CTRLA & EQU PORTA+1 & \\
0800 & 13 & CTRLB & EQU PORTA+3 & \\
0800 & 14 & \(i\) & & & \\
0800 & 15 & & ORG \$800 &
\end{tabular}
\begin{tabular}{lll}
0800 & & 16 \\
0800 & 4 CBB 08 & 17
\end{tabular}
0803 BA
0804 E8

0805 BD0001
0808 8D1B08
080B E8
080C BD0001
080 F 8D1C08
0812 EEIB08
0815 D003
0817 EElC08
081A AD0010
081D F00D
081F 20EDFD
0822 EE1B08
0825 D0F3
0827 EE1C08
082A D0EE
082C ADlC08
082F 48
0830 AD1B08
083348
083460
0835
0835 A900
0837 8DC1C0
083A 8DC3C0
083D 8DC2C0
0840 A9FF
0842 8DC0C0
0845 A904
0847 8DClC0
084A 8DC3C0 084D
084D A9D0
084F 8D7808
0852 8DC0C0
085560
0856
0856 ADC2C0
0859 8D7708
085C A208
085E 6E7708
0861 B004
0863 A9CC
08659002
0867 A9C8
0869 8E7608
086C 20EDFD
086F AE7608
0872 CA
0873 D0E9
087560
0876
17

41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70

INX
LDA \(\$ 100, \mathrm{X}\)
STA ADR+2
INC ADR+1
BNE ADR
INC ADR+2
LDA DUMMY
BEQ M
JSR OUTCH
INC ADR+1
BNE ADR
INC ADR+2
BNE ADR
LDA ADR+2
PHA
LDA ADR+1
PHA
RTS
:

TXTOUT TSX

INX
LDA \(\$ 100, \mathrm{X}\)
STA ADR+1
;
\begin{tabular}{rl} 
TXTOUT & TSX \\
INX & \\
LDA \(\$ 100, X\) \\
STA ADR+1
\end{tabular}
; OUTPUT OF TEXT
; TEXT MUST FOLLOW THE
; SUBROUTINE CALL
; ENDING WITH HEX 00
; SELECT DATA
; DIRECTION REG
; PORT B INPUT
; PORT A OUTPUT
; SELECT
; OUTPUT THE STATE
; OF THE 74190
; QA, QB, QC, QD,RC,MAX/MIN

The Apple as a Logic Tester

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Continued Listing} \\
\hline 08 E 6 & D01D & 126 & & BNE IN3 \\
\hline 08E8 & 200308 & 127 & & JSR TXTOUT \\
\hline 08 EB & ClC2C3 & 128 & & ASC "ABCD=" \\
\hline 08EE & C4BD & & & \\
\hline 08F0 & 00 & 129 & & HEX 00 \\
\hline 08F1 & A900 & 130 & & LDA \#\$00 \\
\hline 08F3 & 8D7908 & 131 & & STA MASK+1 \\
\hline 08F6 & 209608 & 132 & & JSR BSET \\
\hline 08F9 & AD7808 & 133 & & LDA MASK \\
\hline 08FC & 29F0 & 134 & & AND \#\%1lll0000 \\
\hline 08 FE & 18 & 135 & & CLC \\
\hline 08 FF & 6D7908 & 136 & & ADC MASK+1 \\
\hline 0902 & 4C4709 & 137 & & JMP IN999 \\
\hline 0905 & & 138 & ; & \\
\hline 0905 & C9D5 & 139 & IN3 & CMP \#"U" \\
\hline 0907 & D008 & 140 & & BNE IN4 \\
\hline 0909 & AD7808 & 141 & & LDA MASK \\
\hline 090C & 29DF & 142 & & AND \#\%llolllll \\
\hline 090 E & 4C4709 & 143 & & JMP IN999 \\
\hline 0911 & C9C4 & 144 & IN4 & CMP \#"D" \\
\hline 0913 & D008 & 145 & & BNE IN5 \\
\hline 0915 & AD7808 & 146 & & LDA MASK \\
\hline 0918 & 0920 & 147 & & ORA \#\%00100000 \\
\hline 091A & 4C4709 & 148 & & JMP IN999 \\
\hline 091D & C9C5 & 149 & IN5 & CMP \#"E" \\
\hline 091 F & D020 & 150 & & BNE IN6 \\
\hline 0921 & 200308 & 151 & & JSR TXTOUT \\
\hline 0924 & C5BD & 152 & & ASC "E=" \\
\hline 0926 & 00 & 153 & & HEX 00 \\
\hline 0927 & 2035FD & 154 & & JSR RDCHR \\
\hline 092A & 20 EDFD & 155 & & JSR OUTCH \\
\hline 092D & C9C8 & 156 & & CMP \#"H" \\
\hline 092F & D008 & 157 & & BNE IN55 \\
\hline 0931 & A910 & 158 & & LDA \#\%00010000 \\
\hline 0933 & 0D7808 & 159 & & ORA MASK \\
\hline 0936 & 4C4709 & 160 & & JMP IN999 \\
\hline 0939 & A9 EF & 161 & IN55 & LDA \#\%11101111 \\
\hline 093 B & 2D7808 & 162 & & AND MASK \\
\hline 093 E & 4C4709 & 163 & & JMP IN999 \\
\hline 0941 & 203AFF & 164 & IN6 & JSR BEEP \\
\hline 0944 & 4 C 59 FF & 165 & & JMP \$FF59 \\
\hline 0947 & & 166 & ; & \\
\hline 0947 & 8D7808 & 167 & IN999 & STA MASK \\
\hline 094A & 8DC0C0 & 168 & & STA PORTA \\
\hline 094D & 200308 & 169 & & JSR TXTOUT \\
\hline 0950 & 8D8D00 & 170 & & HEX 8D8D00 \\
\hline 0953 & 205608 & 171 & & JSR STATE \\
\hline 0956 & 208EFD & 172 & & JSR CR \\
\hline 0959 & 4 CCD 08 & 173 & & JMP INO \\
\hline & & 174 & & END \\
\hline
\end{tabular}

The Apple as a Logic Tester

Continued Listing


LABEL. LOC. LABEL. LOC. LABEL. LOC.
** ZERO PAGE VARIABLES:
** ABSOLUTE VARABLES/LABELS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline DUMMY & 1000 & OUTCH & FDED & RDCHR & FD35 & HOME & FC58 & CR & FD8E & BEEP & FF3A \\
\hline PORTA & C0C0 & PORTB & C0C2 & CTRLA & C 0 Cl & CTRLB & C0C3 & TXTOUT & 0803 & ADR & 081A \\
\hline M & 082C & INIT & 0835 & STATE & 0856 & S0 & 085E & SI & 0867 & S2 & 0869 \\
\hline XSAVE & 0876 & ASAVE & 0877 & MASK & 0878 & CLOCK & 087A & LOAD & 0888 & BSET & 0896 \\
\hline Bl & 08 AB & B2 & 08AC & B3 & 08B4 & USER & 08BB & IN & 08BC & INO & 08CD \\
\hline IN1 & 08DA & IN2 & 08E4 & IN3 & 0905 & IN4 & 0911 & IN5 & 091D & IN5 5 & 0939 \\
\hline IN6 & 0941 & IN999 & 0947 & & & & & & & & \\
\hline & & \begin{tabular}{l}
SYMBOL \\
SYMBOI
\end{tabular} & \[
\begin{aligned}
& \text { TABL } \\
& \text { TABL }
\end{aligned}
\] & \[
\begin{aligned}
& \text { STAR } \\
& \text { LENG }
\end{aligned}
\] & \[
\begin{aligned}
& \text { CING } \\
& \mathrm{CH}: 01
\end{aligned}
\] & \[
{ }_{2}^{\mathrm{DDRESS}}
\] & \[
: 6000
\] & & & & \\
\hline
\end{tabular}
! BR

```

Continued Listing
08E0- 08 4C 47 09 C9 D3 D0 lD
08E8- 20 03 08 Cl C2 C3 C4 BD
08F0- 00 A9 00 8D 79 08 20 96
08F8- 08 AD 78 08 29 F0 18 6D
0900-79 08 4C 47 09 C9 D5 D0
0908- 08 AD 78 08 29 DF 4C 47
0910- 09 C9 C4 D0 08 AD 78 08
0918- 09 20 4C 47 09 C9 C5 D0
0920-20 20 03 08 C5 BD 00 20
0928- 35 FD 20 ED FD C9 C8 D0
0930- 08 A9 10 0D 78 08 4C 47
0938- 09 A9 EF 2D 78 08 4C 47
0940- 09 20 3A FF 4C 59 FF 8D
0948-78 08 8D C0 C0 20 03 08
0950- 8D 8D 00 20 56 08 20 8E
0958- FD 4C CD 08 FF FF FF FF

```

\section*{NOTES}


\section*{The Control of Step Motors}

A step motor can be imagined as a mechanical digital to analog converter. The input is the number of pulses; the output is the same number of steps on a rotating shaft. The number of steps per revolution can vary. There are motors with 4 steps per revolution and a step angle of 90 degrees; others have up to 500 steps per revolution with a step angle of 0.72 degrees. Another characteristic of step motors is the maximum number of steps per second. This could be some 100 steps per second up to 10,000 steps per second, depending on the mechanical dimensions of the motor. The third characteristic we will mention here is the maximum number of steps per second with which the motor can start, called the starting frequency. This frequency depends on the number of steps per revolution and the moment of inertia which the motor must overcome. Once started, the step motor can reach higher frequencies by slowly varying the number of steps per second.

Step motors are used in a wide variety of applications, such as numerically controlled machines, digital plotters, medical equipment, and in various other cases where a rotating angle or linear length is controlled by a computer. In this chapter we will discuss some examples of controlling step motors with a computer program. It isn't important which motor is used. This depends on the mechanical environment. All these programs were tested with a step motor from SIGMA Instruments, having 200 steps per revolution, which gives a step angle of 1.8 degrees.

In Figures 9.1 through 9.4 the basic movement of a step motor is shown. We have two separately wound stators and a polarized rotor. With the switches (A and B) in the position shown, the rotor is in a stable position.

When we change switch B from 1 to 0, the position shown in Fig. 9.1 is no longer stable. Another stable position results, as shown in Figure 9.2.


Figure 9.1 Step Motor Movement


Figure 9.2 Step Motor Movement

The motor has turned one step to the right. When we change switch A from 1 to 0 , the motor makes one more step to the right.


Figure 9.3 Step Motor Movement


Figure 9.4 Step Motor Movement

If we now change switch B from 0 to 1 , the step motor makes a third step to the right. When we then change switch A from 0 to 1 , the motor reaches its starting position once again. This model represents a step motor with 4 steps per revolution and a step angle of 90 degrees. Figure 9.5 shows the timing diagram for right turns.


Figure 9.5 Right Turn Timing Diagram
To create left turns with our model, we first change switch A from 1 to 0 , then switch B, and so on, as shown in Figure 9.6.


Figure 9.6 Left Turn Timing Diagram

Figure 9.7 shows the equipment for the experiments with a step motor. The I/O interface card is in slot 4 of the Apple bus. PB0 and PB1 are connected to the inputs of the power amplifier which drives the motor.


Figure 9.7 Block Diagram

In our first example, we used BASIC's POKE instructions. Figure 9.8 shows the program for a right turn; Figure 9.9 shows the program for a left turn.

Figure 9.8 Right Turn Program
LIST
10 REM STEPPERMOTOR GOES RIGHT
20 REM
30 REM
\(100 \mathrm{DDRB}=-16190: \mathrm{PB}=-16192\)
200 POKE DDRB,3
210 POKE PB,3
215 GOSUB 300
220 POKE PB,I
225 GOSUB 300
230 POKE PB, 0
235 GOSUB 300
240 POKE PB,2
245 GOSUB 300
250 GOTO 210
300 FOR I \(=1\) TO 100: NEXT I: RETURN

Between the single steps there is a delay loop on line 300. Changing the ending value of the loop changes the speed of the motor.

Figure 9.9 Left Turn Program
LIST
```

10 REM STEPPERMOTOR GOES LEFT
20 REM
30 REM
100 DDRB = - 16190:PB = - 16192
200 POKE DDRB,3
2l0 POKE PB,3
215 GOSUB 300
220 POKE PB,2
225 GOSUB 300
230 POKE PB,0
235 GOSUB 300
240 POKE PB,I
245 GOSUB 300
250 GOTO 210
300 FOR I = l TO 100: NEXT I: RETURN

```

Figure 9.10 Stepping Program

> LIST
```

l0 REM CHOOSING RIGHT OR LEFT TURN
20 REM AND NUMBER OF STEPS
30 REM
4 0 ~ R E M
l00 INIT = - l5360
1l0 RIGHT = - l5349:LEFT = - 15340
120 ST = - 15331
l50 BEEB\$ = ""
200 CALL INIT
210 INPUT "R)IGHT,L)EFT,E)ND: ";A\$
220 IF A\$ = "R" THEN CALL RIGHT: GOTO 250
230 IF AS = "L" THEN CALL LEFT: GOTO 250
235 IF AS = "E" THEN END
240 PRINT BEEP\$: GOTO 210
250 INPUT "NUMBER OF STEPS:";N
300 FOR I = I TO N
3 1 0 ~ C A L L ~ S T ~
3 2 0 ~ N E X T ~ I ~
330 PRINT : GOTO 210

```

Figure 9.11 Machine-language Version
PR\#1


\section*{C40B}

C40B
C40B A902
24 ;

C40D 851E
C40F A900
C4ll 85lF
C413 60
C414
C414
C4l4 A901
C4l6 85lE
C418 A900
C4lA 85lF
25

C41C 60
C41D
C41D
C41D A5lE
C4lF 4903
C421 851E
C423 451F
C425 8DC0C0
26 RIGHT
LDA \# \$02
STA Sl
LDA \#\$00
STA Sl+1
RTS

C428 851F
27
28
29
```

            Continued Listing
            C436 85lE 54 STA Sl
            C438 60
                        55
                                RTS
    C439
C439
56
57 ;
58 FIN END

```
```

*************************

```
*************************
* *
* *
* SYMBOL TABLE -- V l.5 *
* SYMBOL TABLE -- V l.5 *
* *
* *
LABEL. LOC. LABEL. LOC. LABEL. LOC.
** ZERO PAGE VARIABLES:
Sl 001E
** ABSOLUTE VARABLES/LABELS
DDRB C0C2 PORTB C0C0 ACR C0CB INIT C400 RIGHT C40B
LEFT C4l4 STEP C4ID CHANGE C42B FIN C439
SYMBOL TABLE STARTING ADDRESS:6000
SYMBOL TABLE LENGTH:0062
```

In this program, machine-language is used for setting the starting conditions for right or left turns. The timing sequences are also generated by machine-language. This routine is called STEP and is shown in Figure 9.11

This tricky program is explained in Figure 9.12.
Figure 9.12
ACCU S1 S1 + 1 PORT B

| $X X$ | 01 | 00 | 00 | Starting condition left |
| :--- | :--- | :--- | :--- | :--- |

LDA SI 0 I
EOR \#03 I 0
STASI I 0
EOR SI+I I 0
STA PORT B IO I.Step
STA SI+i
10
LDA SI IO
EOR \#03 0 I
STA SI 01
EOR SI+I II
STA PORT B |। 2. Step
STA SI+I II
LDA SI 0 I
EOR \#03 I 0
STASI IO

| Continued Listing |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EOR SI+I | 01 |  |  |  |  |
| STA PORT B |  |  |  | 01 | 3. Step |
| STA SI+I |  |  | 01 |  |  |
| LDA SI | 10 |  |  |  |  |
| EOR \#03 | 01 |  |  |  |  |
| STA SI |  | 01 |  |  |  |
| EOR SI+I | 00 |  |  |  |  |
| STA PORT B |  |  |  | 00 | 4. Step |
| STA SI+I |  |  | 00 |  |  |

The starting condition is set for a left turn. The first four steps are demonstrated. The sequence of steps is the same as shown in Figure 9.6 with switch A equal to PB 1 , switch B equal to PBO , and starting with step 3 of the diagram.

The next BASIC program makes the step motor continuously perform the same movement. The following sequence is programmed: 200 steps to the left, wait, 100 steps to the right with the same speed, and then 100 steps to the right with a slow speed.

Figure 9.13 Continuous Movement Program

## LIST

```
100 INIT = - 15360
110 RIGHT = - 15349:LEFT = - 15340
120 ST = - 15331
130 CHANGE = - 15317
200 CALL INIT
210 CALL RIGHT
220 FOR I = l TO 200: CALL ST: FOR K = l TO 5: NEXT K: NEXT I
225 GOSUB 300: REM WAIT
230 CALL CHANGE
240 FOR I = I TO 100: CALL ST: FOR K = l TO 5: NEXT K: NEXT I
250 FOR I = 1 TO 100: CALL ST
260 FOR J = 1 TO 20: NEXT J
270 NEXT I
2 8 0 \text { CALL CHANGE: GOTO 220}
299 END
300 FOR J = l TO 2000: NEXT J: RETURN
```

The subroutine CHANGE is used for changing the direction of the step motor.
Now we will use another language, PASCAL, for the control of step motors. In this high-level language, we write the same machine-language routines as in BASIC, but this time they are prepared for linking to a PASCAL program.

The PASCAL program is shown in Figure 9.15.

Figure 9.14a Machine-language Subroutine
PAGE - 0
Current memory available: 8657 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001
000010000
00001 C0C2
0000| C0C0
0000| C0CB
$0000 \mid$ C0C4
0000| C0C5
0000| 0013
00001 C 400
00001
2 blocks for procedure code
Figure 9.14b Machine-language Subroutine

| 00001 |  |  |  |  |  | . PROC INIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current memory available: 8004 |  |  |  |  |  |  |
| 0000 |  |  |  |  |  |  |
| 0000 |  |  |  |  |  | POP RETURN |
| 00001 | 68 |  |  | \# | PLA |  |
| 0001 | 85 | 00 |  | \# | STA | RETURN |
| 00031 | 68 |  |  | \# | PLA |  |
| 00041 | 85 | 01 |  | \# | STA | RETURN+1 |
| 00061 | A9 | 83 |  |  |  | LDA \#83 |
| 00081 | 8D | C 2 C 0 |  |  |  | STA DDRB |
| 000B\| |  | C0 |  |  |  | LDA \#0C0 |
| 000D | 8D | CBC0 |  |  |  | STA ACR |
| 0010\| | A9 | 00 |  |  |  | LDA \#00 |
| 00121 |  | 17 |  |  |  | STA Sl+4 |
| 00141 | 85 | 14 |  |  |  | STA Sl+1 |
| 00161 |  | 02 |  |  |  | LDA \#02 |
| 00181 |  | 13 |  |  |  | STA Sl |
| 001A\| |  |  |  |  |  | PUL RETURN |
| 001A1 | A5 | 01 |  | \# | LDA | RETURN+1 |
| 001C\| | 48 |  |  | \# | PHA |  |
| 001D\| | A5 | 00 |  | \# | LDA | RETURN |

```
Continued Listing
001F| 4.8 # PHA
0020| 60
0021|
```

Figure 9.14c Machine-language Subroutine

| 00001 |  |  |  |  | - PROC RIGHT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current memory available: 800400001 |  |  |  |  |  |
|  |  |  |  |  | POP RETURN |
| 00001 | 68 |  | \# | PLA |  |
| 00011 | 8500 |  | \# | STA | RETURN |
| 00031 | 68 |  | \# | PLA |  |
| 00041 | 8501 |  | \# | STA | RETURN+1 |
| 00061 | A5 17 |  |  |  | LDA Sl+4 |
| 00081 | F0** |  |  |  | BEQ L |
| 000A1 | A5 13 |  |  |  | LDA Sl |
| 000Cl | 4903 |  |  |  | EOR \#03 |
| 000E\| | 8513 |  |  |  | STA Sl |
| 00101 | A9 00 |  |  |  | LDA \#00 |
| 00121 | 8517 |  |  |  | STA Sl+4 |
| 00141 |  |  |  |  | PUL RETURN |
| 0008* | 0A |  |  |  |  |
| 00141 | A5 01 |  | \# | LDA | RETURN+1 |
| 00161 | 48 |  | \# | PHA |  |
| 00171 | A5 00 |  | \# | LDA | RETURN |
| 00191 | 48 |  | \# | PHA |  |
| 001A\| | 60 |  |  |  | RTS |
| 001B\| |  |  |  |  |  |

Figure 9.14d Machine-language Subroutine

| 00001 |  |  |  |  | - PROC LEFT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current memory available: |  |  | 8004 |  |  |
| 00001 |  |  |  |  | POP RETURN |
| 00001 | 68 |  | \# | PLA |  |
| 0001 | 8500 |  | \# | STA | RETURN |
| 00031 | 68 |  | \# | PLA |  |
| 00041 | 8501 |  | \# | STA | RETURN+1 |
| 00061 | A5 17 |  |  |  | LDA Sl+4 |
| 00081 | D0** |  |  |  | BNE LL |
| 000A1 | A5 13 |  |  |  | LDA Sl |
| 000C1 | 4903 |  |  |  | EOR \#03 |
| 000E\| | 8513 |  |  |  | STA Sl |
| 00101 | 8517 |  |  |  | STA Sl+4 |
| 00121 |  |  |  |  | PUL RETURN |
| 0008* 08 |  |  |  |  |  |
| 00121 | A5 01 |  | \# | LDA | RETURN+1 |
| 00141 | 48 |  | \# | PHA |  |
| 00151 | A5 00 |  | \# | LDA | RETURN |
| 0017 | 48 |  | \# | PHA |  |
| 00181 | 60 |  |  |  | RTS |
| 00191 |  |  |  |  |  |
| 00191 |  |  |  |  |  |

Figure 9.14e Machine-language Subroutine
00001
-PROC STEP
Current memory available: 8004 00001

## The Control of Step Motors

Figure 9.14f Machine-language Subroutine

| 0000 | 68 |  |
| :--- | :--- | :--- |
| 0001 | 85 | 00 |
| 0003 | 68 |  |
| 0004 | 85 | 01 |
| 0006 | A5 | 13 |
| 0008 | 49 | 03 |
| 000 A | 85 | 13 |
| 000 C | 45 | 14 |
| 000 E | 8 D | C 0 C 0 |
| 0011 | 85 | 14 |
| 0013 |  |  |
| 0013 | A5 | 01 |
| 0015 | 48 |  |
| 0016 | A5 | 00 |
| 0018 | 48 |  |
| 0019 | 60 |  |
| 001 A |  |  |


| \# | PLA |  |
| :--- | :--- | :--- |
| \# | STA | RETURN |
| $\#$ | PLA |  |
| $\#$ | STA | RETURN+1 |
|  |  | LDA Sl |
|  |  | EOR \#03 |
|  |  | STA Sl |
|  |  | EOR Sl+1 |
|  |  | STA TORB |
|  |  | STA Sl+1 |
|  |  | PUL RETURN |
| $\#$ | LDA | RETURN+1 |
| $\#$ | PHA |  |
| $\#$ | LDA | RETURN |
| $\#$ | PHA |  |
|  |  | RTS |

Figure 9.14g Machine-language Subroutine


Figure 9.15 PASCAL Control Program
PROGRAM SPEED;
USES APPLESTUFF;
VAR $N_{r} R_{r} I_{r} K_{r} L_{r} X_{r} P D: I N T E G E R ;$
CH:CHAR;
DIR:BOOLEAN;
PROCEDURE INIT;
EXTERNAL;

```
PROCEDURE STEP;
EXTERNAL;
PROCEDURE RIGHT;
EXTERNAL;
PROCEDURE LEFT;
EXTERNAL;
PROCEDURE WAIT( W:INTEGER);
EXTERNAL;
BEGIN
INIT;RIGHT;
WRITE('L=');READLN(L);
REPEAT
PD:=PADDLE(0);
    BEGIN
        STEP;
        WAIT(L+PD);
        END;
UNTIL KEYPRESS;
END.
```

With this program, the speed of the step motor is controlled by paddle 0 via the game connector. The basic speed is read from the keyboard (READLN(L)), and changes are made by changing the value of paddle 0 . We declare all machine-language routines, which we will use as external routines. We give them the same names as shown in the assembler routines in Figure 9.14. The procedure WAIT will pass one parameter from the main program to the machine-language routines. This is the sum of two integers ( L and PD) and is equal to the delay time between two steps of the motor. This parameter of the main program is passed to the machine subroutine via the stack. The number of parameters has to be given after declaring the name of the procedure.

The declaration .PROC WAIT, 1 means that one 16 -bit number is passed to the routine. After POPping the RETURN address from the stack, the 16 -bit number is POPped from the stack (low-order byte first) and is stored in memory locations ZAHL and ZAHL +1 .

The next program, TIM, uses timer 1 of the 6522 as a square-wave generator in the free-running mode. The frequency of the square-wave is determined by a number written to the timer latches. The conditions for the timers are set in such a manner that when the number 200 is written to the timer, a square-wave of 200 cycles per second is created. The timimg sequence for the step motor shown in Figures 9.5 and 9.6 , created previously by software, is now done by the hardware.

The program asks for a starting frequency. If you input the number 200, a 200 steps per revolution motor will perform exactly one revolution per second. When you enter a new speed of rotation, the step motor will not reach this speed by a linear function, but by the function given in Figure 9.17.


Figure 9.17 Step Motor Acceleration

Figure 9.18 Machine-language Subroutine

| PAGE - 0 |  |
| :---: | :---: |
| Current memory available: | 8657 |
| 00001 |  |
| 00001 | ¿MAKRO POP |
| 00001 | ; |
| 00001 | ; |
| 00001 | . MACRO POP |
| 00001 | PLA |
| 00001 | STA \%1 |
| 00001 | PLA |
| 00001 | STA \% $1+1$ |
| 00001 | . ENDM |
| 00001 | ; |
| 00001 | ; |
| 00001 | ; |
| 00001 | . MACRO PUL |
| 00001 | LDA \% $1+1$ |
| 00001 | PHA |
| 00001 | LDA \% 1 |
| 00001 | PHA |
| 00001 | - ENDM |
| 00001 | ; |
| 00001 |  |

```
Continued Listing
00001
00001 0000
00001 C0C2
00001 C0C0
00001 C0CB
00001 C0C4
00001 C0C5
00001 C0C3
0000| COCI
00001 C0C6
00001 C0C7
00001 0010
00001
2 blocks for procedure code
00001
Current memory available:
00001
00001 68
0001| 85 00
0003|68
0004| 85 01
0006| A9 03
0008| 8D C3C0
O00B| A9 10
000D| 8D C2C0
0010| A9 C0
0012| 8D CBC0
0015 | A9 00
0017| 8D ClC0
001A| A9 03
\begin{tabular}{|c|c|c|}
\hline RETURN & . EQU & 0 \\
\hline DDRB & . EQU & 0 C 0 C 2 \\
\hline TORB & . EQU & 0 COCO \\
\hline ACR & . EQU & 0 COCB \\
\hline TlL & . EQU & 0 COC 4 \\
\hline TlH & . EQU & 0 C 0 C 5 \\
\hline DDRA & . EQU & \(0 \mathrm{COC3}\) \\
\hline TORA & . EQU & 0 COCl \\
\hline TlLL & . EQU & 0C0C6 \\
\hline TlHL & . EQU & \(0 \mathrm{C0C7}\) \\
\hline H & . EQU & 10 \\
\hline
\end{tabular}
8029 words left
7 9 8 0
.PROC TIMEINIT
# PLA
# STA RETURN
```

Listing Continued

Continued Listing

```
001C| 8D ClC0
001F
001F| A5 01
0021| 48
0022| A5 00
0024|48
0025|60
```

STA TORA
PUL RETURN
LDA RETURN+1
PHA
LDA RETURN
PHA
RTS

Listing Continued

Continued Listing


Listing Continued

Continued Listing

| 00001 |  |  |  | . PROC CHANGETIME,I |
| :---: | :---: | :---: | :---: | :---: |
| Curre | nt memory available: |  | 80 |  |
| 00001 |  |  |  | POP RETURN |
| 00001 | 68 | \# | PLA |  |
| 0001 | 8500 | \# | STA | RETURN |
| 00031 | 68 | \# | PLA |  |
| 0004 | 8501 | \# | STA | RETURN+1 |
| 00061 | AD COC0 |  |  | LDA TORB |
| 00091 | 2910 |  |  | AND \#10 |
| 000B | 8510 |  |  | STA H |
| 000D | AD C0C0 | L |  | LDA TORB |
| 0010 | 4510 |  |  | EOR H |
| 00121 | F0F9 |  |  | BEQ L |
| 0014 | 68 |  |  | PLA |
| 0015 | 8D C6C0 |  |  | STA TlLL |
| 0018 | 68 |  |  | PLA |
| 0019 | 8D C7C0 |  |  | STA TlHL |
| 001c\| |  |  |  | PUL RETURN |
| 001C | A5 01 | \# | LDA | RETURN+1 |
| 001 E | 48 | \# | PHA |  |
| 001 F | A5 00 | \# | LDA | RETURN |
| 0021 | 48 | \# | PHA |  |
| 00221 | 60 |  |  | RTS |
| 00231 |  |  |  |  |

The lower the speed of the motor, the greater the change of speed can be. When a new speed is entered, the program determines if it has to go to higher speeds (PROCEDURE GOHIGHER) or to go to lower speeds (PROCEDURE GODOWN). When the given frequency is reached, a new frequency can be entered. The CPU of the Apple is only used when changes of the step-rate are made. When there are no changes, timer 1 of the 6522 stays in the free-running mode, and the CPU is free to perform other tasks. This program uses more machine-language programs, as shown in Figure 9.18. The PASCAL program is shown in Figure 9.19.

Figure 9.19 PASCAL Control Program

```
PROGRAM TIM;
CONST A=1E6:
VAR I I J J K K L; F F R N OLD NEW DESTINATION:INTEGER;
    CH:CHAR;
PROCEDURE TIMEINIT;
EXTERNAL;
PROCEDURE SETTIMER(T:INTEGER);
EXTERNAL;
PROCEDURE CHANGETIME(T:INTEGER);
EXTERNAL;
PROCEDURE STOP;
EXTERNAL;
PROCEDURE GODOWN(VAR AL,NE:INTEGER);
PROCEDURE DOWN(STEP:INTEGER);
    BEGIN
        WHILE AL>DESTINATION DO
        BEGIN
            IF AL-DESTINATION<STEP
            THEN BEGIN
                AL:=DESTINATION;
                R:=AL;
                END ELSE
                BEGIN
                    AL:=AL-STEP;
                        R:=AL;
                        END:
                IF R <> 0 THEN
                BEGIN
                F:=TRUNC(1/R*A);
                CHANGETIME(F);
                END;
        END;
END; (* DOWN *)
    BEGIN
    IF AL>1500 THEN
```

The Control of Step Motors

## Continued Listing

## BEGIN

REPEAT
IF NE>1500 THEN DESTINATION:=NE ELSE DESTINATION:=1500; DOWN (1):
UNTIL AL=DESTINATION;
END:
IF (AL<>NE) AND (AL>1000) THEN
BEGIN
REPEAT
IF NE>1000 THEN DESTINATION:=NE ELSE DESTINATION:=1000;
DOWN (2):
UNTIL AL=DESTINATION;
END;
IF (AL<>NE) AND (AL> 500) THEN
BEGIN
REPEAT
IF NE> 500 THEN DESTINATION:=NE ELSE DESTINATION:= 500;
DOWN (5) ;
UNTIL AL=DESTINATION; ;
END:
IF (AL〈>NE) AND (AL> 100) THEN
BEGIN
REPEAT
DESTINATION:=NE;
DOWN(10):
UNTIL AL=DESTINATION;
END;

END; (* GODOWN *)

```
PROCEDURE GOHIGHER(VAR AL,NE:INTEGER);
PROCEDURE UP(STEP:INTEGER);
    BEGIN
        WHILE AL<DESTINATION DO
        BEGIN
            IF DESTINATION-AL<STEP
            THEN BEGIN
                AL:=DESTINATION;
                R:=AL;
            END ELSE
            BEGIN
                AL:=AL+STEP;
                R:=AL;
            END:
        IF R <> 0 THEN
        BEGIN
        F:=TRUNC(1/R*A);
        CHANGETIME(F):
        END:
```

END:
END; (* UP *)
BEGIN
IF AL<500 THEN
BEGIN
REPEAT
IF NE<500 THEN DESTINATION:=NE ELSE DESTINATION:=500; UP(10):
UNTIL AL=DESTINATION:
END;
IF (AL<>NE) AND (AL<1000) THEN BEGIN

REPEAT
IF NE<1000 THEN DESTINATION:=NE ELSE DESTINATION:=1000; UP (5) :
UNTIL AL=DESTINATION;
END:
IF (AL<>NE) AND (AL<1500) THEN
BEGIN
REPEAT
IF NE<1500 THEN DESTINATION:=NE ELSE DESTINATION:=1500; UP (2) ;
UNTIL AL=DESTINATION; ;
END:
IF (AL<>NE) AND (AL<2000) THEN
BEGIN
REPEAT
DESTINATION:=NE;
UP(1):
UNTIL AL=DESTINATION:
END:

END; (* GOHIGHER *)

BEGIN
TIMEINIT;
WRITE("STARTING FREQUENCY=");READLN(K);
$\mathrm{F}:=\operatorname{TRUNC}\left(1 / K^{*} A\right)$;
SETTIMER(F);
OLD: $=\mathrm{K}$;
REPEAT
WRITE('NEW FREQUENCY ? '):READ (CH) ;
IF CH <> ' $\mathrm{N}^{\text {' }}$ THEN
BEGIN
WRITE(" = $\left.{ }^{\prime}\right) ; \operatorname{READLN}(\mathrm{K}) ;$
NEW: =K;
IF NEW>OLD THEN GOHIGHER(OLD $N E W)$ ELSE GODOWN(OLD,NEW):
WRITELN("THE END"):
END:
UNTIL CH= ${ }^{1} \mathrm{~N}^{\mathrm{P}}$;
END.

Finally, we will use a third language for controlling the step motor. This language is FORTH. The program is shown in Figure 9.20. The definition of the verbs begins with the word START. PB0 and PB1 of the 6522 are set for outputs (assuming the 6522 board is in slot 4, as usual). The S means STORE only to Port B. The verbs RIGHT and LEFT set the starting conditions for a left or right turn. The following verb STEP is the FORTH implementation of the machine-language program in Figure 9.11 and is explained in Figure 9.21.

Figure 9.21 Definition of Step

Figure 9.20 FORTH Program


| TOS (Top of Stack) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\downarrow$ |  |  |  |  |
| 0100 |  |  |  |  |
|  | 00 | 01 | SWAP |  |
| 00 | 01 | 11 | 03 |  |
|  | 00 | 10 | EOR |  |
| 00 | 10 | 10 | DUP | 1. STEP |
| 10 | 00 | 10 | ROT |  |
| 10 | 10 | 00 | ROT | 10 |
|  | 10 | 10 | EOR |  |
| 10 | 10 | 10 | DUP |  |
|  | 10 | 10 | S |  |
|  | 10 | 10 | SWAP |  |
| 10 | 10 | 11 | 03 |  |
|  | 10 | 10 | EOR |  |
| 10 | 01 | 01 | DUP | 2. STEP |
| 01 | 10 | 01 | ROT |  |
| 01 | 01 | 10 | ROT | 11 |
|  | 01 | 11 | EOR |  |
| 01 | 11 | 11 | DUP |  |
|  | 01 | 11 | S |  |
|  | 11 | 01 | SWAP |  |
| 11 | 01 | 11 | 03 |  |
|  | 11 | 10 | EOR |  |
| 11 | 10 | 10 | DUP | 3. STEP |
| 10 | 11 | 10 | ROT |  |
| 10 | 10 | 11 | ROT | 01 |
|  | 10 | 01 | EOR |  |
| 10 | 01 | 01 | DUP |  |
|  | 10 | 01 | S |  |
|  | 01 | 10 | SWAP |  |
| 01 | 10 | II | 03 |  |
|  | 01 | 01 | EOR |  |
| 01 | 01 | 01 | DUP | 4. STEP |
| 01 | 01 | 01 | ROT |  |
| 01 | 01 | 01 | ROT | 00 |
|  | 01 | 00 | EOR |  |
| 01 | 00 | 00 | DUP |  |
|  | 01 | 00 | S |  |

We consider only the two lowest bits of the number on top of the stack. The top of stack (TOS) is represented in the rightmost column. We start with the direction RIGHT. After running for the first time through STEP, a 10B is stored in Port B. As we continue to run through STEP, we store an $11 B$, then an $01 B$, and then a 00B. At the end of the fourth step, we have the same starting conditions as for the first step. Looking at Figure 9.5, we start here with step 4; then step 5 follows, which is the same as step 1 , and so on.

In the program a wait loop follows with the verb WAIT. This is a constant time delay between each step. The last verb (GO) is the main loop which uses STEP and WAIT. Before calling this verb, the number of steps must be on top of the stack. With the following input, the step motor makes 100 steps to the right:

> START
> RIGHT
> 100 GO

First we set the starting conditions, next we define the direction, and finally, we'll tell the program how many steps the step motor has to perform.

As we have seen, a step motor can be easily controlled by a computer, creating many possible applications. One last application should be mentioned here. With a step motor it is possible to create a very exact number of revolutions per second. The timer of the 6522 is controlled by the quartz of the computer. The number of revolutions is therefore controlled in the same manner. This is very important in testing mechanical vibration equipment. The accuracy of the number of revolutions per second is approximately 10 to the minus 6th. That accuracy couldn't be duplicated by an ordinary electric motor.

## Appendix

## PARTS SUPPLIERS

## The Four Stars

Digi-Key Corporation, Hiway 32 South, P. O. Box 677, Thief River Falls, MN 56701. 800 346-5144. COD, check, money order, credit cards. Volume discounts over \$100; shipping, insurance prepaid.

This company is in my opinion the hobbyist's best. Shipping is fast (five days from ordering to my door in Vermont), and most items are in stock. Their catalog is monthly, and items not stocked are not listed. All merchandise is prime; no bubble packs.

QT Computer Systems, 15335 S. Hawthorne Blvd., Lawndale, CA 90260. 800 421-5150. COD under \$100, check, money order; credit cards preferred. Quantity discounts, no insurance.

A good hobbyist catalog similar to Digi-Key, with competitive prices. This is a new company, but they are already beginning to make a mark for promptness, exceeding courtesy, and prime parts. Their catalog is very complete and quite up-to-date.

Advanced Computer Products, 1310 E. Edinger, Santa Ana, CA 92705. 800 854-8230. COD, check, money order, credit cards. Volume discounts, no insurance.

One of the best catalogs in the business, prompt, but be wary of substitutions in orders. Specify voltages of devices and check upon receipt. Expect harrassment from Customer Service. Otherwise, they have what you can't get anywhere else.

Jameco Electronics, 1355 Shoreway Road, Belmont, CA 94002. 415 594-8097. COD, check, money order, no credit cards. No discounts, no insurance.

One almost wonders why to put Jameco in with the four best, but their selection is contemporary and their response prompt. They have items others don't have in stock for the popular computer hobbyist. Bubble pack stuff on retail store racks at Lafayette Radio and others. Highest prices in the business.

## And Others

Jade Computer Products, 4901 West Rosecrans Ave., Hawthorne, CA 90250. 800 421-5500. No CODs; checks, money order; credit cards preferred. Quantity discounts; insurance under 50 lbs.

This company works hard at immediate hobbyist needs and some unusual items. Get their catalog, but consult monthly ads in electronics magazines for hot items.

Priority One Electronics, 16723C Roscoe Blvd., Sepulveda, CA 91343. 800 423-5633. No CODs; check, money order, credit cards. Quantity discounts, insurance.

Priority deals for the most part in larger items for computer hobbyists, with only a token selection of small parts. This company concentrates on boards, naked disk drives and heavier hardware.

Hobbyworld Electronics, 19511 Business Center Dr., Northridge, CA 91324. 800 423-5387, (800 382-3651 in CA). COD (\$1.25 extra), check, credit cards. No discounts, no insurance.

Hobbyworld is the computer hobbyist's pop culture. It stocks all the hot items with a high turnover. Look to them for low prices on items you need right away.

Electrolabs, P. O. Box 6721, Stanford, CA 94305.
The best part is always their funny and schizophrenic catalog with an honest selection and a wealth of good information. For example ... ‘Save yourselve $\$ 6.75$ and use a 25 cent transistor the next time you're looking for a temperature probe.' Also, 'TTL family rules of Incest are great.' The shipping was always prompt and the merchandise prime.

## Not Recommended

Active Electronic Sales, P.O. Box 1035, Framingham, MA 01701.617 879-0077. Minimum $\$ 10$, handling $\$ 2$, check (wait to clear), money order. No discounts, no insurance.

This group claims to be 'The World's Largest International Semiconductor Distributor', which implies lots of stock, in stock. No way. All my orders have been returned 25 percent filled, with 50 percent errors.

## GLOSSARY

## access

The operation of seeking, reading or writing data on a storage unit (in this case, the diskette).

## access time

The time that elapses between any instruction being given to access some data and that data becoming available for use.

## address

An identification (number, name, or label) for a location in which data is stored.

## algorithm

A computational procedure.

## alphanumeric (characters)

A generic term for numeric digits and alphabetic characters.

## alphanumeric string

A group of characters which may include digits, alphabetic characters, punctuation characters and special characters, and may include spaces. (Note: a space is a 'character' to the computer, as it must generate a code for spaces as well as symbols.)

## ASCII

Abbreviation for American Standard Code for Information Interchange. Pronounced: ‘ass-key'. Usually refers to a standard method of encoding letter, numeral, symbol and special function characters, as used by the computer industry.

## assembly language

A machine-oriented language for programming mnemonics and machine readable code from the mnemonics.

## base

Quantity of characters for use in each of the digital positions of a numbering system.

## base 2

The 'binary' numbering system consisting of more than one symbol, representing a sum, in which the individual quantity represented by each figure is based on a multiple of 2 .

## base 10

The 'decimal' numbering system - consisting of more than one symbol, representing a sum, in which the individual quantity represented by each symbol is based on a multiple of 10 .

## base 16

The 'hexadecimal' numbering system - consisting or more than one symbol representing a sum, in which the individual quantity represented by each symbol is based on a multiple of 16 .

## binary

See 'base 2'
bit
A single 'binary'. digit whose value is 'zero' or 'one'.

## Boolean

This word isn't really here (for you folks who paid attention to the general information section). A form of algebra applied to binary numbers which is similar in form to ordinary algebra. It is especially useful for logical analysis of binary numbers as used in computers.

## 'BOOT' - BOOTSTRAP

A machine language program file that is put onto every diskette by the 'FORMAT' routine. This routing is invoked when reset or power-on occurs. It automatically loads the necessary programs (SYSO/SYS) to cause the computer to respond to the DOS commands; i.e., the machine is 'BOOTSTRAPPED' or 'BOOTED' into operation.

## buffer

A small area of memory used for the temporary storage of data to be processed.

## buffer track

A track on a diskette used for the temporary storage of data or program material during a recovery process.

## bug

A Software fault that results in the malfunction of a program. May also refer to hardware malfunctions.
byte
Eight 'bits'. A 'byte' may represent any numerical value between ' 0 ' and ' 255 '.

## command file

A file consisting of a list of commands, to be executed in sequence.

## contiguous

Adjacent or adjoining.

## control code

In programming, instructions which determine conditional jumps are often referred to as control instructions and the time sequence of execution of instructions is called the flow of control.

## CRC error

Cyclic Redundancy Check. A means of checking for errors by using redundant information used primarily to check disk I/O while verifying.

## data base

A collection of interrelated data stored together with controlled redundancy to serve one or more applications. The data are stored so that they are independent of programs which use the data. A common and controlled approach is used in adding new data and in modifying and retrieving existing data within a data base. A system is said to contain a collection of data-based information if they are disjoint in structure.

## data-base management system

The collection of software required for using a data base.

## data element

Synonymous with 'data item' or 'field'

## data type

The form in which data is stored; i.e., integer, single precision, double precision, 'alphanumeric' character strings or 'strings'.

## DEC

Initials for Directory Entry Code.

## decimal

See 'base 10'.

## direct access

Retrieval or storage of data by a reference to its location on a disk, rather than relative to the previously retrieved or stored data.

## DIRECT STATEMENT (IN FILE)

A program statement that exists in the disk file that is not assigned a line number.

## DIRECTORY

A table giving the relationships between items of data. Sometimes a table or an index giving the addresses of data.

## displacement

A specified number of sectors, at the top or beginning of the file, in which the 'bookkeeping' and file parameters are stored for later use by various program modules.

## distributed free space

Space left empty at intervals in a data lay out to permit the possible insertion of new data.

## double precision

A positive or negative numeric value, 16 digits in length, not including a decimal point (Example: 99999999999999.99).

## DUMP

To transfer all or part of the contents of one section of computer memory or disk into another section, or to some other computer device.

## embedded pointers

Pointers in the data records rather than in a directory.
entity
Something about which data is recorded.

## EOF

Initials for 'end of file'. It is common practice to say that the EOF is record number nn or that the EOF is byte 15 of sector 12 . Hence, it is a convenient term to use in describing the location of the last record or last byte in a file.
extent
A contiguous area of data storage.

## file

A collection of related records treated as a unit; The word file is used in the general sense to mean any collection of informational items similar to one another in purpose, førm and content.

## file parameters

The data that describes or defines the structure of the file.

## FILESPEC

A file specification and may include the 'file name', the 'the file name extension', 'password', and 'disk drive' specification.

## field

See 'data item'.

## file area

The physical location of the file, on the disk, or in memory.

## header record

A record containing common, constant or identifying information for a group of records which follow.

## hexadecimal

See 'base 16 '
index
A table used to determine the location of a record.

## indirect addressing

Any method of specifying or locating a storage location, whereby, the key (of itself or through calculation) does not represent an address. For example, locating an address through indices.

## INSTRING

Refers to the capability of locating a substring of characters that may exist in another character string. An example would be: Substring 'THE' String 'NOW IS THE TIME'. An INSTRING routine would locate the substring and return its starting position within that string. In this example, it would return a value of eight.
integer
A natural or whole number with no decimal point.

## inverted file

A file structure which permits fast spontaneous searching for previous unspecified information. Independent lists or indices are maintained in records' keys which are accessible according to the values of specific fields.

## inverted list

A list organized by a secondary key - not a primary key.

## IPL

Initials for Initialize Program Loader; a program usually executed upon pressing of the 'RESET' button.
key
A data item used to identify or locate a record or other data grouping.

## label

A set of symbols used to identify or describe an item, record, message or file. Occasionally, it may be the same as the address in storage.

## least significant byte

The significant byte contributing the smallest quantity to the value of a numeral.
list
An ordered set of data items. A 'chain'.

## load module

A program developed for loading into storage and being executed when control is passed to the program.

## logical

An adjective describing the form of data organization, hardware or system that is perceived by an application program, programmer, or user; it may be different than the real (physical) form.

## logical data-base description

A schema. A description of the overall data-base structure, as perceived for the users, which is employed by the data base management software.

## logical file

A file as perceived by an application program; it may be in a completely different form from that in which it is stored on the storage units.

## logical operator

A mathematical symbol that represents a mathematical process to be performed on an associated operand. Such operators are 'AND', 'OR', 'NOT', 'AND NOT' and 'OR NOT'.

## logical record

A record or data item as perceived by an application program; it may be in a completely different form from that in which it is stored on the storage units.

## LSB

See least significant byte.
machine-language
See assembly language.

## maintenance of a file

(1) The addition, deletion, changing or updating of records in the database.
(2) Periodic reorganization of a file to better accommodate items that have been added.

## monitor

A program that may supervise the operation of another program for operation or debugging or other purposes.

## most significant byte

The significant byte contributing the greatest quantity to the value of a numeral.

## MSB

See most significant byte.
multiple-key retrieval
Retrieval which requires searches of data based on the values of several key fields (some or all of which are secondary keys).

## nibble

The four right most or left most binary digits of a byte.

## null

An absence of information as contrasted with zero or blank for the presence of no information.

## on-line

An on-line system is one in which the input data enter the computer directly from their point of origin, and/or output data are transmitted directly to where they are used. The intermediate stages such as writing tape, loading disks or off-line printing are avoided.

## on-line storage

Storage devices and especially the storage media which they contain under the direct control of a computing system, not off-line or in a volume library.
operating system
Software which enables a computer to supervise its own operations, automatically calling in programs, routines, language and data as needed for continuous throughput of different types of jobs.

## parity

Parity relates to the maintenance of a sameness of level or count, i.e., keeping the same number of binary ones in a computer word to thus be able to perform a check bsed on an even or odd number for all words under examination.

## pointer

The address or a record (or other data groupings) contained in another record so that a program may access the former record when it has retrieved the latter record. The address can be absolute, relative, symbolic, hence, the pointer is referred to as absolute, relative, or symbolic.
primary entry
The main entry made to the directory.

## random access

To obtain data directly from any storage location regardless of its position, with respect to the previously referenced information. Also called 'direct access'.
random access storage
A storage technique in which the time required to obtain information is independent of the location of the information most recently obtained.

## read

To accept or copy information or data from input devices or a memory register; i.e., to read out, to read in.
record
A group of related fields of information treated as a unit by an application program.

## relational operator

A mathematical symbol that represents a mathematical process to perform a comparison describing the relationship between two values (e.g. <less than...>greater than... equal... and combinations thereof).

## search

To examine a series of items for any that have a desired property or properties.
secondary index
An index composed of secondary keys rather than primary keys.
sector
The smallest addressable portion of storage on a diskette.
seek
To position the access mechanism of a direct-access storage device at a specified location.

## sequential access

Access in which records must be read serially or sequentially one after the other; i.e., ASCII files, tape.

## single precision

A positive or negative numerical value of 6 digits in length, not including a decimal point (Example: 99999.9).

## sort

To arrange a file or data in a sequence by a specified key (may be alphabetic or numeric and in descending or ascending order).

## source code

The text from which executable code is derived.
system file
A program used by the operating system to manage the executing program and/or the computer's resources.

## sub-strings

See INSTRING

## table

A collection of data suitable for quick reference, each item being uniquely identified either by a label or its relative position.

## token

A one byte code representing a larger word consisting of 2 or more characters.

## track

The circular recording surface transcribed by a read/write head on the disk.

## transaction

An input record applied to an established file. The input record describes some 'event' that will either cause a new file record to be generated, an existing record to be changed or an existing record to be deleted.

## transparent

Complexities that are hidden from the programmers or users (made transparent to them) by the software.

## vector

A line representing the properties of magnitude and direction. Since such a 'line' can be described in mathematical terms, a mathematical description (expressed in numbers, of course) of a given 'direction' and 'magnitude' is referred to as a 'vector'.

## verify

To check a data transfer or transcription.

## working storage

A portion of storage, usually computer main memory, reserved for the temporary results of operations.

## write

To record information on a storage device.

## zap

To change a byte or bytes of data in memory on on diskette by using a software utility program.

## WANTED



IJG INC. has become a world wide recognized leader in computer publishing. We take pride in publishing only the best in computer oriented books and software. If you have an idea, and really know your subject, we would like to talk with you.

Qualifying manuscripts once submitted, will be read and evaluated by our professional editorial staff (who are themselves published authors), and a few selected writers will be invited in for a personal evaluation of their work.


# Computer Books and 

 Software from IJG


BOOKS

TRS-80 Disk \& Other Mysteries. H. C. Pennington.
The "How to" book of Data Recovery. 12.8 pages. $\mathbf{\$ 2 2 . 5 0}$
Microsort Basic Decoded \& Other Mysteries. James Farvour. The Complete Guide to Level II Operating Systems \& BASIC. 312 pages.
$\$ 29.95$
The Custom TRS-80 \& Other Mysteries.
Dennis Bathory Kitsz. The Complete Guide to Customizing TRS-80 Software \& Hardware. 336 pages.
$\$ 29.95$

## BASIC Faster \& Better \& Other Mysteries.

Lewis Rosenfelder. The Complete Guide to BASIC
Programming Tricks \& Techniques. 2.90 pages.. . . \$29.95
Electric Pencil Operators Manual. Michael Shrayer. Electric Pencil Word Processing System Manual.
123 pages.
$\$ 24.95$
The Custom Apple. Winfried Hofacker \& Ekkehard Floegel. The complete guide to customizing the Apple Software and Hardware. Available July 1982.. . . . \$24.95


## SOFTWARE

Red Pencil. Automatic Speilling Correction
Program. For use with the Electric Pencil Word Processing System. Available in DISK ONLY . . . . . . . . . . . . . . . . . . $\$ 89.95$

Blue Pencil. Dictionary - Proofing
Program. For use with the Electric Pencil Word Processing System. Available in
 DISK ONLY.
$\$ 89.95$

Add $\$ 4.00$ shipping and handling charge per item. California residents add $6 \%$ sales tax. Canadian residents add $20 \%$ for exchange rate.

